

64/80/100-Pin, General Purpose, 16-Bit Flash Microcontrollers with LCD Controller and XLP Technology

Extreme Low-Power Features:

- Multiple Power Management Options for Extreme Power Reduction:
 - VBAT allows the device to transition to a backup battery for the lowest power consumption with RTCC
 - Deep Sleep allows near total power-down with the ability to wake-up on external triggers
 - Sleep and Idle modes selectively shut down peripherals and/or core for substantial power reduction and fast wake-up
 - Doze mode allows CPU to run at a lower clock speed than peripherals
- Alternate Clock modes Allow On-the-Fly Switching to a Lower Clock Speed for Selective Power Reduction
- Extreme Low-Power Current Consumption for Deep Sleep:
 - WDT: 270 nA @ 3.3V typical
 - RTCC: 400 nA @ 32 kHz, 3.3V typical
 - Deep Sleep current, 40 na, 3.3V typical

Peripheral Features:

- LCD Display Controller:
 - Up to 60 segments by 8 commons
 - Internal charge pump and low-power, internal
 - resistor biasing
- Operation in Sleep mode
- Up to Five External Interrupt Sources
- Peripheral Pin Select (PPS): Allows Independent I/O Mapping of Many Peripherals
- Five 16-Bit Timers/Counters with Prescaler: - Can be paired as 32-bit timers/counters
- Six-Channel DMA supports All Peripheral modules:
 - Minimizes CPU overhead and increases data throughput

Peripheral Features (Continued):

- Seven Input Capture modules, each with a Dedicated 16-Bit Timer
- Seven Output Compare/PWM modules, each with a Dedicated 16-Bit Timer
- Enhanced Parallel Master/Slave Port (EPMP/EPSP)
- Hardware Real-Time Clock/Calendar (RTCC):
 Runs in Deep Sleep and VBAT modes
- Two 3-Wire/4-Wire SPI modules (support 4 Frame modes) with 8-Level FIFO Buffer
- Two I²C[™] modules Support Multi-Master/Slave mode and 7-Bit/10-Bit Addressing
- Four UART modules:
 - Support RS-485, RS-232 and LIN/J2602
 - On-chip hardware encoder/decoder for IrDA®
 - Auto-wake-up on Auto-Baud Detect
 - 4-level deep FIFO buffer
- Programmable 32-Bit Cyclic Redundancy Check (CRC) Generator
- Digital Signal Modulator Provides On-Chip FSK and PSK Modulation for a Digital Signal Stream
- Configurable Open-Drain Outputs on Digital I/O Pins
- High-Current Sink/Source (18 mA/18 mA) on All I/O Pins

Analog Features:

- 10/12-Bit, 24-Channel Analog-to-Digital (A/D) Converter:
 - Conversion rate of 500 ksps (10-bit), 200 ksps (12-bit)
 - Conversion available during Sleep and Idle
- Three Rail-to-Rail Enhanced Analog Comparators with Programmable Input/Output Configuration
- On-Chip Programmable Voltage Reference
- Charge Time Measurement Unit (CTMU):
 - Used for capacitive touch sensing, up to 24 channels
 - Time measurement down to 1 ns resolution
 - CTMU temperature sensing

		Mem	ory	Re	mappa	able Pe	ripher	als		0						BAT
Device	Pins	Flash Program (bytes)	Data SRAM (bytes)	16-Bit Timers	Capture Input	Compare/PWM Output	UART w/IrDA [®]	IdS	I²C™	10/12-Bit ADC (ch)	Comparators	CTMU (ch)	EPMP/EPSP	LCD (pixels)	DTAG	Deep Sleep w/VBAT
PIC24FJ128GA310	100	128K	8K	5	7	7	4	2	2	24	3	24	Y	480	Y	Y
PIC24FJ128GA308	80	128K	8K	5	7	7	4	2	2	16	3	16	Υ	368	Y	Υ
PIC24FJ128GA306	64	128K	8K	5	7	7	4	2	2	16	3	16	Y	240	Y	Υ
PIC24FJ64GA310	100	64K	8K	5	7	7	4	2	2	24	3	24	Υ	480	Y	Y
PIC24FJ64GA308	80	64K	8K	5	7	7	4	2	2	16	3	16	Υ	368	Y	Y
PIC24FJ64GA306	64	64K	8K	5	7	7	4	2	2	16	3	16	Y	240	Y	Y

High-Performance CPU:

- Modified Harvard Architecture
- Up to 16 MIPS Operation @ 32 MHz
- 8 MHz Internal Oscillator:
 - 4x PLL option
 - Multiple clock divide options
 - Fast start-up
- 17-Bit x 17-Bit Single-Cycle Hardware Fractional/Integer Multiplier
- 32-Bit by 16-Bit Hardware Divider
- 16 x 16-Bit Working Register Array
- C Compiler Optimized Instruction Set Architecture
- Two Address Generation Units for Separate Read and Write Addressing of Data Memory

Special Microcontroller Features:

- Operating Voltage Range of 2.0V to 3.6V
- Two On-Chip Voltage Regulators (1.8V and 1.2V) for Regular and Extreme Low-Power Operation
- 20,000 Erase/Write Cycle Endurance Flash Program Memory, Typical
- Flash Data Retention: 20 Years Minimum
- Self-Programmable under Software Control
- Programmable Reference Clock Output
- In-Circuit Serial Programming[™] (ICSP[™]) and In-Circuit Emulation (ICE) via 2 Pins
- JTAG Boundary Scan Support
- Fail-Safe Clock Monitor Operation:
 - Detects clock failure and switches to on-chip, low-power RC oscillator
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR) with Operation Below VBOR
- High/Low-Voltage Detect (HLVD)
- Flexible Watchdog Timer (WDT) with its Own RC Oscillator for Reliable Operation
- Standard and Ultra Low-Power Watchdog Timers (ULPW) for Reliable Operation in Standard and Deep Sleep modes

Pin Diagrams



Pin Diagrams (Continued)



Pin Diagrams (Continued)



Pin Diagrams (Continued)

121-Pin BGA (Top View)^(1,2)

	1	2	3	4	5	6	7	8	9	10	11
A	O	O	O	O	O	O	O	O	O	O	O
	RE4	RE3	RG13	RE0	RG0	RF1	Vbat	N/C	RD12	RD2	RD1
в	O N/C	O RG15	O RE2	O RE1	O RA7	O RF0	O Vcap/ Vddcore	O RD5	O RD3	O Vss	O RC14
с	O	O	O	O	O	O	O	O	O	O	O
	RE6	Vdd	RG12	RG14	RA6	N/C	RD7	RD4	N/C	RC13	RD11
D	O	O	O	O	O	O	O	O	O	O	©
	RC1	RE7	RE5	N/C	N/C	N/C	RD6	RD13	RD0	N/C	RD10
Е	O	O	O	O	O	O	O	O	O	O	O
	RC4	RC3	RG6	RC2	N/C	RG1	N/C	RA15	RD8	RD9	RA14
F		O RG8	O RG9	O RG7	O Vss	O N/C	O N/C	O Vdd	O OSCI/ RC12	O Vss	O OSCO/ RC15
G	O	O	O	O	O	O	O	O	O	O	O
	RE8	RE9	RA0	N/C	Vdd	Vss	Vss	N/C	RA5	RA3	RA4
н	O	O	O	O	O	O	O	O	O	O	O
	RB5	RB4	N/C	N/C	N/C	Vdd	N/C	RF7	RF6	RG2	RA2
J	O	O	O	O	O	O	O	O	O	O	O
	RB3	RB2	RB7	AVDD	RB11	RA1	RB12	N/C	N/C	RF8	RG3
к	O	O	O	O	O	O	O	O	O	O	O
	RB1	RB0	RA10	RB8	N/C	RF12	RB14	Vdd	RD15	RF3	RF2
L	O RB6	O RA9	O AVss	O RB9	© RB10	© RF13	RB13	O RB15	O RD14	O RF4	O RF5

Legend: Shaded pins indicate pins that are tolerant up to +5.5V.

- **Note 1:** See Table 1 for complete pinout descriptions.
 - 2: Refer to Table 4-22 for the list of analog ports.

Pin	Function		Function		
A1	SEG63/PMD4/HLVDIN/CTED8/CN62/RE4	E1	AN16/RPI41/SEG53/PMCS2/CN48/RC4		
A2	COM0/PMD3/CTED9/CN61/RE3	E2	RPI40/SEG33/CN47/RC3		
A3	SEG62/CTED10/CN80/RG13	E3	AN17/C1IND/RP21/SEG0/PMA5/CN8/RG6		
A4	COM3/PMD0/CN58/RE0	E4	RPI39/SEG52/CN46/RC2		
A5	SEG50/PMD8/CN77/RG0	E5	N/C		
A6	SEG48/COM4/PMD10/CN69/RF1	E6	SEG46/PMD9/CN78/RG1		
A7	VBAT	E7	N/C		
A8	N/C	E8	RPI35/SEG43/PMBE1/CN44/RA15		
A9	RPI42/SEG44/PMD12/CN57/RD12	E9	RP2/SEG13/RTCC/CN53/RD8		
A10	RP23/SEG21/PMACK1/CN51/RD2	E10	RP4/SEG14/PMACK2/CN54/RD9		
A11	RP24/SEG20/CN50/RD1	E11	RPI36/SEG42/PMA22/CN43/RA14		
B1	N/C	F1	MCLR		
B2	SEG51/CTED3/CN82/RG15	F2	VLCAP2/AN19/C2IND/RP19/PMA3/CN10/RG8		
B3	COM1/PMD2/CN60/RE2	F3	AN20/C2INC/RP27/SEG1/PMA2/CN11/RG9		
B4	COM2/PMD1/CN59/RE1	F4	VLCAP1/AN18/C1INC/RP26/PMA4/CN9/RG7		
B5	AN22/SEG59/PMA17/CN40/RA7	F5	Vss		
B6	SEG27/PMD11/CN68/RF0	F6	N/C		
B7	VCAP	F7	N/C		
B8	RP20/SEG24/PMRD/CN14/RD5	F8	VDD		
B9	RP22/SEG22/PMBE0/CN52/RD3	F9	OSCI/CLKI/CN23/RC12		
B10	Vss	F10	Vss		
B11	RPI37/SOSCO/SCLKI/RC14	F11	OSCO/CLKO/CN22/RC15		
C1	PMD6/LCDBIAS1/CN64/RE6	G1	RPI33/SEG34/PMCS1/CN66/RE8		
C2	VDD	G2	AN21/RPI34/SEG35/PMPA19/CN67/RE9		
C3	SEG61/CN79/RG12	G3	TMS/SEG49/CTED0/CN33/RA0		
C4	SEG60/PMA16/CTED11/CN81/RG14	G4	N/C		
C5	AN23/SEG58/CN39/RA6	G5	VDD		
C6	N/C	G6	Vss		
C7	C3INA/SEG26/PMD15/CN16/RD7	G7	Vss		
C8	RP25/SEG23/PMWR/CN13/RD4	G8	N/C		
C9	N/C	G9	TDO/CN38/RA5		
C10	SOSCI/RC13	G10	SDA2/SEG57/PMA20/CN36/RA3		
C11	RP12/SEG16/C3INC/PMA14/CS1/CN56/RD11	G11	TDI/PMA21/CN37/RA4		
D1	RPI38/SEG32/CN45/RC1	H1	PGEC3/AN5/C1INA/RP18/SEG2/CN7/RB5		
D2	PMD7/LCDBIAS0/CN65/RE7	H2	PGED3/AN4/C1INB/RP28/SEG3/CN6/RB4		
D3	PMD5/CTED4/LCDBIAS2/CN63/RE5	H3	N/C		
D4	N/C	H4	N/C		
D5	N/C	H5	N/C		
D6	N/C	H6	VDD		
D7	C3INB/SEG25/PMD14/CN15/RD6	H7	N/C		
D8	SEG45/PMD13/CN19/RD13	H8	CN83/RF7		
D9	RP11/SEG17/CN49/RD0	H9	INT0/CN84/RF6		
D10	N/C	H10	SCL1/SEG28/CN72/RG2		
D11	RP3/SEG15/C3IND/PMA15/CS2/CN55/RD10	H11	SCL2/SEG56/CN35/RA2		

TABLE 1:	COMPLETE PIN FUNCTION DESCRIPTIONS FOR 121-PIN DEVICES
----------	--

Legend: RPn and RPIn represent remappable pins for Peripheral Pin Select functions.

TABLE 1: COMPLETE PIN FUNCTION DESCRIPTIONS FOR 121-PIN DEVICES (CONTINUED)

Pin	Function	Pin	Function
J1	AN3/C2INA/SEG4/CN5/RB3	K7	AN14/RP14/SEG8/CTPLS/CTED5/PMA1/CN32/RB14
J2	AN2/C2INB/RP13/SEG5/CTCMP/CTED13/CN4/RB2	K8	VDD
J3	PGED2/AN7/ RP7/ CN25/RB7	K9	RP5/SEG39/CN21/RD15
J4	AVDD	K10	RP16/SEG12/CN71/RF3
J5	AN11/PMA12/CN29/RB11	K11	RP30/SEG40/CN70/RF2
J6	TCK/CN34/RA1	L1	PGEC2/AN6/RP6/LCDBIAS3/CN24/RB6
J7	AN12/SEG18/CTED2/PMA11/CN30/RB12	L2	VREF-/SEG36/PMA7/CN41/RA9
J8	N/C	L3	AVss
J9	N/C	L4	AN9/RP9/COM6/SEG30/CN27/RB9
J10	RP15/SEG41/CN74/RF8	L5	CVREF/AN10/COM5/SEG29/PMA13/CN28/RB10
J11	SDA1/SEG47/CN73/RG3	L6	RP31/SEG54/CN76/RF13
K1	PGEC1/CVREF-/AN1/RP1/SEG6/CTED12/CN3/RB1	L7	AN13/SEG19/CTED1/PMA10/CN31/RB13
K2	PGD1/CVREF+/AN0/RP0/SEG7/CN2/RB0	L8	AN15/RP29/SEG9/CTED6/REFO/PMA0/CN12/RB15
K3	VREF+/SEG37/PMA6/CN42/RA10	L9	RPI43/SEG38/CN20/RD14
K4	AN8/RP8/COM7/SEG31/CN26/RB8	L10	RP10/SEG10/PMA9/CN17/RF4
K5	N/C	L11	RP17/SEG11/PMA8/CN18/RF5
K6	RPI32/SEG55/CTED7/PMA18/CN75/RF12		

Legend: RPn and RPIn represent remappable pins for Peripheral Pin Select functions.

Table of Contents

1.0	Device Overview	11
2.0	Guidelines for Getting Started with 16-bit Microcontrollers	
3.0	CPU	
4.0	Memory Organization	41
5.0	Direct Memory Access Controller (DMA)	
6.0	Flash Program Memory	83
7.0	Resets	89
8.0	Interrupt Controller	
9.0	Oscillator Configuration	
10.0	Power-Saving Features	155
11.0	I/O Ports	167
12.0	Timer1	197
13.0	Timer2/3 and Timer4/5	199
14.0	Input Capture with Dedicated Timers	205
	Output Compare with Dedicated Timers	
16.0	Serial Peripheral Interface (SPI)	
17.0		
18.0		
19.0	Data Signal Modulator	249
20.0	Enhanced Parallel Master Port (EPMP)	253
21.0	Liquid Crystal Display (LCD) Controller	
	Real-Time Clock and Calendar (RTCC)	
23.0	32-Bit Programmable Cyclic Redundancy Check (CRC) Generator	
24.0	12-Bit A/D Converter (ADC) with Threshold Scan	295
	Triple Comparator Module	
26.0	Comparator Voltage Reference	321
27.0	Charge Time Measurement Unit (CTMU)	323
	High/Low-Voltage Detect (HLVD)	
29.0	Special Features	333
30.0	Development Support	
31.0		
32.0	Electrical Characteristics	359
33.0	Packaging Information	389
Appe	endix A: Revision History	407
Index	X	409
	Microchip Web Site	
	omer Change Notification Service	
	omer Support	
Prod	luct Identification System	417

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24FJ64GA306 PIC24FJ128GA306
- PIC24FJ64GA308 PIC24FJ128GA308
- PIC24FJ64GA310 PIC24FJ128GA310

The PIC24FJ128GA310 family adds many new features to Microchip's 16-bit microcontrollers, including new ultra low-power features, Direct Memory Access (DMA) for peripherals, and a built-in LCD Controller and Driver. Together, these provide a wide range of powerful features in one economical and power-saving package.

1.1 Core Features

1.1.1 16-BIT ARCHITECTURE

Central to all PIC24F devices is the 16-bit modified Harvard architecture, first introduced with Microchip's dsPIC[®] Digital Signal Controllers (DSCs). The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear addressing of up to 12 Mbytes (program space) and 32 Kbytes (data)
- A 16-element Working register array with built-in software stack support
- A 17 x 17 hardware multiplier with support for integer math
- Hardware support for 32 by 16-bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages, such as 'C'
- Operational performance up to 16 MIPS

1.1.2 XLP POWER-SAVING TECHNOLOGY

The PIC24FJ128GA310 family of devices introduces a greatly expanded range of power-saving operating modes for the ultimate in power conservation. The new modes include:

- Retention Sleep with essential circuits being powered from a separate low-voltage regulator
- Deep Sleep without RTCC for the lowest possible power consumption under software control
- VBAT mode (with or without RTCC) to continue limited operation from a backup battery when VDD is removed

Many of these new low-power modes also support the continuous operation of the low-power, on-chip Real-Time Clock/Calendar (RTCC), making it possible for an application to keep time while the device is otherwise asleep.

Aside from these new features, PIC24FJ128GA310 family devices also include all of the legacy power-saving features of previous PIC24F microcontrollers, such as:

- On-the-Fly Clock Switching, allowing the selection of a lower power clock during run time
- Doze Mode Operation, for maintaining peripheral clock speed while slowing the CPU clock
- Instruction-Based Power-Saving Modes, for quick invocation of Idle and the many Sleep modes.

1.1.3 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC24FJ128GA310 family offer five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- · Two Crystal modes
- Two External Clock modes
- A Phase Lock Loop (PLL) frequency multiplier, which allows clock speeds of up to 32 MHz
- A Fast Internal Oscillator (FRC) (nominal 8 MHz output) with multiple frequency divider options
- A separate Low-Power Internal RC Oscillator (LPRC) (31 kHz nominal) for low-power, timing-insensitive applications.

The internal oscillator block also provides a stable reference source for the Fail-Safe Clock Monitor (FSCM). This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.

1.1.4 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve. The consistent pinout scheme used throughout the entire family also aids in migrating from one device to the next larger, or even in jumping from 64-pin to 100-pin devices.

The PIC24F family is pin compatible with devices in the dsPIC33 family, and shares some compatibility with the pinout schema for PIC18 and dsPIC30. This extends the ability of applications to grow from the relatively simple, to the powerful and complex, yet still selecting a Microchip device.

1.2 DMA Controller

PIC24FJ128GA310 family devices also introduce a new Direct Memory Access Controller (DMA) to the PIC24F architecture. This module acts in concert with the CPU, allowing data to move between data memory and peripherals without the intervention of the CPU, increasing data throughput and decreasing execution time overhead. Six independently programmable channels make it possible to service multiple peripherals at virtually the same time, with each channel peripheral performing a different operation. Many types of data transfer operations are supported.

1.3 LCD Controller

With the PIC24FJ128GA310 family of devices, Microchip introduces its versatile Liquid Crystal Display (LCD) controller and driver to the PIC24F family. The on-chip LCD driver includes many features that make the integration of displays in low-power applications easier. These include an integrated voltage regulator with charge pump, and an integrated internal resistor ladder that allows contrast control in software and display operation above device VDD.

1.4 Other Special Features

- Peripheral Pin Select: The Peripheral Pin Select (PPS) feature allows most digital peripherals to be mapped over a fixed set of digital I/O pins. Users may independently map the input and/or output of any one of the many digital peripherals to any one of the I/O pins.
- Communications: The PIC24FJ128GA310 family incorporates a range of serial communication peripherals to handle a range of application requirements. There are two independent I²C[™] modules that support both Master and Slave modes of operation. Devices also have, through the PPS feature, four independent UARTs with built-in IrDA[®] encoders/decoders and two SPI modules.
- Analog Features: All members of the PIC24FJ128GA310 family include the new 12-bit A/D Converter (ADC) module and a triple comparator module. The ADC module incorporates a range of new features that allow the converter to assess and make decisions on incoming data, reducing CPU overhead for routine ADC conversions. The comparator module includes three analog comparators that are configurable for a wide range of operations.
- CTMU Interface: In addition to their other analog features, members of the PIC24FJ128GA310 family include the CTMU interface module. This provides a convenient method for precision time measurement and pulse generation, and can serve as an interface for capacitive sensors.

- Enhanced Parallel Master/Parallel Slave Port: This module allows rapid and transparent access to the microcontroller data bus, and enables the CPU to directly address external data memory. The parallel port can function in Master or Slave mode, accommodating data widths of 4, 8 or 16 bits, and address widths up to 23 bits in Master modes.
- Real-Time Clock and Calendar (RTCC): This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up timer resources and program memory space for use of the core application.
- Data Signal Modulator (DSM): The Data Signal Modulator (DSM) allows the user to mix a digital data stream (the "modulator signal") with a carrier signal to produce a modulated output.

1.5 Details on Individual Family Members

Devices in the PIC24FJ128GA310 family are available in 64-pin, 80-pin and 100-pin packages. The general block diagram for all devices is shown in Figure 1-1.

The devices are differentiated from each other in six ways:

- 1. Flash program memory (64 Kbytes for PIC24FJ64GA3XX devices and 128 Kbytes for PIC24FJ128GA3XX devices).
- Available I/O pins and ports (53 pins on 6 ports for 64-pin devices, 69 pins on 7 ports for 80-pin devices and 85 pins on 7 ports for 100-pin devices).
- Available Interrupt-on-Change Notification (ICN) inputs (52 on 64-pin devices, 66 on 80-pin devices and 82 on 100-pin devices).
- 4. Available remappable pins (29 pins on 64-pin devices, 40 on 80-pin devices and 44 pins on 100-pin devices).
- Maximum available drivable LCD pixels (272 on 64-pin devices, 368 on 80-pin devices and 480 on 100-pin devices).
- 6. Analog input channels (16 channels for 64-pin and 80-pin devices, and 24 channels for 100-pin devices).

All other features for devices in this family are identical. These are summarized in Table 1-1, Table 1-2 and Table 1-3.

A list of the pin features available on the PIC24FJ128GA310 family devices, sorted by function, is shown in Table 1-4. Note that this table shows the pin location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of this data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

Features	PIC24FJ64GA306	PIC24FJ128GA306					
Operating Frequency	DC – 3	32 MHz					
Program Memory (bytes)	64K	128K					
Program Memory (instructions)	22,016	44,032					
Data Memory (bytes)	8	ĸ					
Interrupt Sources (soft vectors/ NMI traps)	65 (6	61/4)					
I/O Ports	Ports B, C,	, D, E, F, G					
Total I/O Pins	5	3					
Remappable Pins	30 (29 I/Os,	1 input only)					
Timers:							
Total Number (16-bit)	50	(1)					
32-Bit (from paired 16-bit timers)	2	2					
Input Capture Channels	7 ⁽¹⁾						
Output Compare/PWM Channels	7 ⁽¹⁾						
Input Change Notification Interrupt	5	52					
Serial Communications:							
UART	40	(1)					
SPI (3-wire/4-wire)	2 ⁽¹⁾						
I ² C™	2						
Digital Signal Modulator	Yes						
Parallel Communications (EPMP/PSP)	Yes						
JTAG Boundary Scan	Yes						
12/10-Bit Analog-to-Digital Converter (ADC) Module (input channels)	16						
Analog Comparators	3						
CTMU Interface	Ye	es					
LCD Controller (available pixels)	240 (30 SE	G x 8 COM)					
Resets (and Delays)	MCLR, WDT, Illegal Opc	guration Word Mismatch					
Instruction Set	76 Base Instructions, Multiple Addressing Mode Variations						
Packages	64-Pin TQFP and QFN						

TABLE 1-1: DEVICE FEATURES FOR THE PIC24FJ128GA310 FAMILY: 64-PIN

Note 1: Peripherals are accessible through remappable pins.

TABLE 1-2:	DEVICE FEATURES FOR THE PIC24FJ128GA310 FAMILY: 80-PIN

Features	PIC24FJ64GA308 PIC24FJ12						
Operating Frequency	DC – 32 MHz						
Program Memory (bytes)	64K	128K					
Program Memory (instructions)	22,016	44,032					
Data Memory (bytes)	8	BK					
Interrupt Sources (soft vectors/ NMI traps)	65 ((61/4)					
I/O Ports	Ports A, B,	C, D, E, F, G					
Total I/O Pins		69					
Remappable Pins	40 (31 I/Os	, 9 input only)					
Timers:							
Total Number (16-bit)	5	5(1)					
32-Bit (from paired 16-bit timers)		2					
Input Capture Channels	7 ⁽¹⁾						
Output Compare/PWM Channels	7 ⁽¹⁾						
Input Change Notification Interrupt	66						
Serial Communications:							
UART	4	μ(1)					
SPI (3-wire/4-wire)	2 ⁽¹⁾						
I ² C™	2						
Digital Signal Modulator	Yes						
Parallel Communications (EPMP/PSP)	Yes						
JTAG Boundary Scan	Yes						
12/10-Bit Analog-to-Digital Converter (ADC) Module (input channels)	16						
Analog Comparators		3					
CTMU Interface	Yes						
LCD Controller (available pixels)	368 (46 SE	EG x 8 COM)					
Resets (and Delays)	MCLR, WDT, Illegal Op Hardware Traps, Confi	POR, BOR, RESET Instruction, code, REPEAT Instruction, guration Word Mismatch PLL Lock)					
Instruction Set	76 Base Instructions, Multiple Addressing Mode Variations						
Packages	80-Pin TQFP and QFN						

Note 1: Peripherals are accessible through remappable pins.

Features	PIC24FJ64GA310 PIC24FJ128G/							
Operating Frequency	DC – 32 MHz							
Program Memory (bytes)	64K	128K						
Program Memory (instructions)	22,016	44,032						
Data Memory (bytes)	8	K						
Interrupt Sources (soft vectors/NMI traps)	66 (6	62/4)						
I/O Ports	Ports A, B, 0	C, D, E, F, G						
Total I/O Pins	8	5						
Remappable Pins	44 (32 I/Os, 1	12 input only)						
Timers:								
Total Number (16-bit)	5((1)						
32-Bit (from paired 16-bit timers)	2	2						
Input Capture Channels	7((1)						
Output Compare/PWM Channels	7 ⁽¹⁾							
Input Change Notification Interrupt	8	82						
Serial Communications:								
UART	4 ⁽¹⁾							
SPI (3-wire/4-wire)	2 ⁽¹⁾							
I ² C [™]	2							
Digital Signal Modulator	Yes							
Parallel Communications (EPMP/PSP)	Yes							
JTAG Boundary Scan	Yes							
12/10-Bit Analog-to-Digital Converter (ADC) Module (input channels)	24							
Analog Comparators	3	3						
CTMU Interface	Ye	es						
LCD Controller (available pixels)	480 (60 SE	G x 8 COM)						
Resets (and delays)	Core <u>POR</u> , VDD POR, VBAT POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (OST, PLL Lock)							
Instruction Set	76 Base Instructions, Multiple Addressing Mode Variations							
Packages	100-Pin TQFP and 121-Pin BGA							

TABLE 1-3: DEVICE FEATURES FOR THE PIC24FJ128GA310 FAMILY: 100-PIN DEVICES

Note 1: Peripherals are accessible through remappable pins.



FIGURE 1-1: PIC24FJ128GA310 FAMILY GENERAL BLOCK DIAGRAM

	Pin Number/Grid Locater								
Pin			Grid Loca	ter		Input	Description		
Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	121-Pin BGA	I/O	Buffer	Description		
AN0	16	20	25	K2	I	ANA	ADC Analog Inputs.		
AN1	15	19	24	K1	I	ANA			
AN2	14	18	23	J2	I	ANA			
AN3	13	17	22	J1	I	ANA			
AN4	12	16	21	H2	I	ANA			
AN5	11	15	20	H1	I	ANA			
AN6	17	21	26	L1	I	ANA			
AN7	18	22	27	J3	I	ANA			
AN8	21	27	32	K4	I	ANA			
AN9	22	28	33	L4	I	ANA			
AN10	23	29	34	L5	I	ANA			
AN11	24	30	35	J5	I	ANA			
AN12	27	33	41	J7	I	ANA			
AN13	28	34	42	L7	I	ANA			
AN14	29	35	43	K7	I	ANA			
AN15	30	36	44	L8	I	ANA			
AN16	_	_	9	E1	I	ANA			
AN17	—	_	10	E3	I	ANA			
AN18	_	_	11	F4	I	ANA			
AN19		_	12	F2	I	ANA			
AN20	—	_	14	F3	I	ANA			
AN21	_	_	19	G2	I	ANA			
AN22		_	92	B5	I	ANA			
AN23		_	91	C5	I	ANA			
AVDD	19	25	30	J4	Р	—	Positive Supply for Analog modules.		
AVss	20	26	31	L3	Р	_	Ground Reference for Analog modules.		
C1INA	11	15	20	H1	I	ANA	Comparator 1 Input A.		
C1INB	12	16	21	H2	I	ANA	Comparator 1 Input B.		
C1INC	5	7	11	F4	I	ANA	Comparator 1 Input C.		
C1IND	4	6	10	E3	I	ANA	Comparator 1 Input D.		
C2INA	13	17	22	J1	I	ANA	Comparator 2 Input A.		
C2INB	14	18	23	J2	I	ANA	Comparator 2 Input B.		
C2INC	8	10	14	F3	I	ANA	Comparator 2 Input C.		
C2IND	6	8	12	F2	I	ANA	Comparator 2 Input D.		
C3INA	55	69	84	C7	I	ANA	Comparator 3 Input A.		
C3INB	54	68	83	D7	I	ANA	Comparator 3 Input B.		
C3INC	45	57	71	C11	I	ANA	Comparator 3 Input C.		
C3IND	44	56	70	D11	I	ANA	Comparator 3 Input D.		
CLKI	39	49	63	F9	I	ANA	Main Clock Input Connection.		
CLKO	40	50	64	F11	0	_	System Clock Output.		
Logond:]		nout buffor			•	aor input k	-		

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS

Legend:

TTL = TTL input buffer

ANA = Analog level input/output

D !	Pin Number/Grid Locater					Im4			
Pin Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description		
CN2	16	20	25	K2	I	ST	Interrupt-on-Change Inputs.		
CN3	15	19	24	K1	I	ST			
CN4	14	18	23	J2	I	ST			
CN5	13	17	22	J1	I	ST			
CN6	12	16	21	H2	I	ST			
CN7	11	15	20	H1	I	ST			
CN8	4	6	10	E3	I	ST			
CN9	5	7	11	F4	I	ST			
CN10	6	8	12	F2	I	ST			
CN11	8	10	14	F3	I	ST			
CN12	30	36	44	L8	I	ST			
CN13	52	66	81	C8	I	ST	1		
CN14	53	67	82	B8	I	ST	1		
CN15	54	68	83	D7	I	ST	1		
CN16	55	69	84	C7	I	ST			
CN17	31	39	49	L10	I	ST			
CN18	32	40	50	L11	I	ST			
CN19	_	65	80	D8	I	ST			
CN20	_	37	47	L9	I	ST			
CN21	_	38	48	K9	I	ST			
CN22	40	50	64	F11	I	ST			
CN23	39	49	63	F9	I	ST			
CN24	17	21	26	L1	I	ST			
CN25	18	22	27	J3	I	ST			
CN26	21	27	32	K4	I	ST			
CN27	22	28	33	L4	I	ST			
CN28	23	29	34	L5	I	ST			
CN29	24	30	35	J5	I	ST			
CN30	27	33	41	J7	I	ST			
CN31	28	34	42	L7	I	ST			
CN32	29	35	43	K7	I	ST			
CN33	_	_	17	G3	I	ST			
CN34	—	—	38	J6	I	ST]		
CN35	_	—	58	H11	I	ST	1		
CN36	_	—	59	G10	I	ST	1		
CN37	_	—	60	G11	I	ST]		
CN38	—	—	61	G9	I	ST]		
CN39	—	_	91	C5	I	ST	1		
CN40	—	—	92	B5	I	ST	1		
CN41	_	23	28	L2	I	ST	1		
CN42	_	24	29	K3	I	ST	1		
CN43	_	52	66	E11	1	ST	1		

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

TTL = TTL input buffer ANA = Analog level input/output

T	: PIC24FJ128GA310 FAMILY				DLOOI			
Pin	Piı	n Number/	Grid Loca	ter		Input		
Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	121-Pin BGA	I/O	Buffer	Description	
CN44	_	53	67	E8	I	ST	Interrupt-on-Change Inputs.	
CN45	_	4	6	D1	I	ST		
CN46	_	_	7	E4	I	ST		
CN47	_	5	8	E2	I	ST		
CN48	_	_	9	E1	I	ST		
CN49	46	58	72	D9	I	ST		
CN50	49	61	76	A11	I	ST		
CN51	50	62	77	A10	I	ST		
CN52	51	63	78	B9	I	ST		
CN53	42	54	68	E9	I	ST		
CN54	43	55	69	E10	I	ST		
CN55	44	56	70	D11	I	ST		
CN56	45	57	71	C11	I	ST		
CN57	_	64	79	A9	I	ST		
CN58	60	76	93	A4	I	ST		
CN59	61	77	94	B4	I	ST		
CN60	62	78	98	119	I	ST		
CN61	63	79	99	A2	I	ST		
CN62	64	80	100	A1	I	ST		
CN63	1	1	3	D3	I	ST		
CN64	2	2	4	C1	I	ST		
CN65	3	3	5	D2	I	ST		
CN66	_	13	18	G1	I	ST		
CN67	_	14	19	G2	I	ST		
CN68	58	72	87	B6	I	ST		
CN69	59	73	88	A6	I	ST		
CN70	34	42	52	K11	I	ST		
CN71	33	41	51	K10	I	ST		
CN72	37	47	57	H10	I	ST		
CN73	36	46	56	J11	I	ST		
CN74	_	43	53	J10	I	ST]	
CN75	_	_	40	K6	I	ST]	
CN76	_	_	39	L6	I	ST]	
CN77	_	75	90	A5	I	ST]	
CN78	_	74	89	E6	I	ST]	
CN79	_	_	96	C3	I	ST]	
CN80	_	—	97	A3	I	ST]	
CN81	_	_	95	C4	I	ST	1	
CN82	_	_	1	B2	I	ST	1	
CN83	_	44	54	H8	I	ST	1	
CN84	35	45	55	H9	I	ST	1	

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer

ANA = Analog level input/output

	Pi	n Number/	Grid Loca	ter			
Pin Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description
COM0	63	79	99	A2	0	_	LCD Driver Common Outputs.
COM1	62	78	98	B3	0	_	
COM2	61	77	94	B4	0	_	-
COM3	60	76	93	A4	0	_	
COM4	59	73	88	A6	0	_	-
COM5	23	29	34	L5	0	_	
COM6	22	28	33	L4	0	_	
COM7	21	27	32	K4	0	_	-
CS1	45	57	71	C11	I/O	ST/TTL	Parallel Master Port Chip Select 1 Strobe (shared with PMA14).
CS2	44	56	70	D11	0	—	Parallel Master Port Chip Select 2 Strobe (shared with PMA15).
CTCMP	14	18	23	J2	I	ANA	CTMU Comparator 2 Input (Pulse mode).
CTED0		_	17	G3	I	DIG	CTMU External Edge Inputs.
CTED1	28	34	42	L7	I	DIG	
CTED2	27	33	41	J7	I	DIG	
CTED3		_	1	B2	I	DIG	
CTED4	1	1	3	D3	I	DIG	
CTED5	29	35	43	K7	I	DIG	
CTED6	30	36	44	L8	I	DIG	
CTED7	_	_	40	47	I	DIG	
CTED8	64	80	100	A1	I	DIG	
CTED9	63	79	99	A2	I	DIG	
CTED10		_	97	A3	I	DIG	
CTED11		_	95	C4	I	DIG	
CTED12	15	19	24	K1	I	DIG	
CTED13	14	18	23	J2	I	DIG	
CTPLS	29	35	43	K7	0	_	CTMU Pulse Output.
CVREF	23	29	34	L5	0	_	Comparator Voltage Reference Output.
CVREF+	16	20	25	K2	I	ANA	Comparator/ADC Reference Voltage (high) Input.
CVREF-	15	19	24	K1	I	ANA	Comparator/ADC Reference Voltage (low) Input.
INT0	35	45	55	H9	I	ST	External Interrupt Input 0.
LCDBIAS0	3	3	5	D2	I	ANA	Bias Inputs for LCD Driver Charge Pump.
LCDBIAS1	2	2	4	C1	I	ANA	
LCDBIAS2	1	1	3	D3	I	ANA]
LCDBIAS3	17	21	26	L1	I	ANA]
HLVDIN	64	80	100	A1	I	ANA	High/Low-Voltage Detect Input.
MCLR	7	9	13	F1	Ι	ST	Master Clear (device Reset) Input. This line is brought low to cause a Reset.
OSCI	39	49	63	F9	I	ANA	Main Oscillator Input Connection.
OSCO	40	50	64	F11	0	_	Main Oscillator Output Connection.

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: T

TTL = TTL input buffer ANA = Analog level input/output

TADLE 1-4.						22001			
Pin	Pi	n Number/	Grid Loca	ter		Input			
Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	121-Pin BGA	I/O	Buffer	Description		
PGEC1	15	19	24	K1	I/O	ST	In-Circuit Debugger/Emulator/ICSP™ Programming Clock 1.		
PGED1	16	20	25	K2	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Data 1.		
PGEC2	17	21	26	L1	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Clock 2.		
PGED2	18	22	27	J3	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Data 2.		
PGEC3	11	15	20	H1	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Clock 3.		
PGED3	12	16	21	H2	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Data 3.		
PMA0	30	36	44	L8	I/O	ST	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes).		
PMA1	29	35	43	K7	I/O	ST	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes).		
PMA2	8	10	14	F3	0	_	Parallel Master Port Address (bits<22:2>).		
PMA3	6	8	12	F2	0				
PMA4	5	7	11	F4	0				
PMA5	4	6	10	E3	0				
PMA6	16	24	29	K3	0				
PMA7	22	23	28	L2	0				
PMA8	32	40	50	L11	0	_			
PMA9	31	39	49	L10	0	—			
PMA10	28	34	42	L7	0	—			
PMA11	27	33	41	J7	0	—			
PMA12	24	30	35	J5	0	—			
PMA13	23	29	34	L5	0	—			
PMA14	45	57	71	C11	0	—	4		
PMA15	44	56	70	D11	0	—	4		
PMA16	—	—	95	C4	0	—	4		
PMA17	—	—	92	B5	0	—	4		
PMA18		—	40	K6	0	—	4		
PMA19	—	14	19	G2	0	—	4		
PMA20	_	—	59	G10	0	—	4		
PMA21	_		60	G11	0	—	4		
PMA22		52	66	E11	0	_			
PMACK1	50	62	77	A10	 	ST/TTL	Parallel Master Port Acknowledge Input 1.		
PMACK2	43	55	69	E10		ST/TTL	Parallel Master Port Acknowledge Input 2.		
PMBE0	51	63	78	B9	0	—	Parallel Master Port Byte Enable 0 Strobe.		
PMBE1	_	53	67	E8	0		Parallel Master Port Byte Enable 1 Strobe.		
PMCS1	_	13	18	G1	I/O	ST/TTL	Parallel Master Port Chip Select 1 Strobe.		
PMCS2		—	9	E1	0	—	Parallel Master Port Chip Select 2 Strobe.		

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

TTL = TTL input buffer Legend: ANA = Analog level input/output

	Pi	n Number/	Grid Loca	ter			
Pin Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description
PMD0	60	76	93	A4	I/O	ST/TTL	Parallel Master Port Data (Demultiplexed Master
PMD1	61	77	94	B4	I/O	ST/TTL	mode) or Address/Data (Multiplexed Master modes).
PMD2	62	78	98	B3	I/O	ST/TTL	
PMD3	63	79	99	A2	I/O	ST/TTL	
PMD4	64	80	100	A1	I/O	ST/TTL	
PMD5	1	1	3	D3	I/O	ST/TTL	
PMD6	2	2	4	C1	I/O	ST/TTL	
PMD7	3	3	5	D2	I/O	ST/TTL	
PMD8	_	75	90	A5	I/O	ST/TTL	
PMD9	_	74	89	E6	I/O	ST/TTL	
PMD10	_	73	88	A6	I/O	ST/TTL	
PMD11	_	72	87	B6	I/O	ST/TTL	
PMD12	_	64	79	A9	I/O	ST/TTL	
PMD13	_	65	80	D8	I/O	ST/TTL	
PMD14	_	68	83	D7	I/O	ST/TTL	
PMD15	_	69	84	C7	I/O	ST/TTL	
PMRD	53	67	82	B8	0	_	Parallel Master Port Read Strobe.
PMWR	52	66	81	C8	0	_	Parallel Master Port Write Strobe.
RA0	_	_	17	G3	I/O	ST	PORTA Digital I/O.
RA1	_	_	38	J6	I/O	ST	
RA2	_	_	58	H11	I/O	ST	
RA3	_	_	59	G10	I/O	ST	
RA4	_	_	60	G11	I/O	ST	
RA5	_	_	61	G9	I/O	ST	
RA6	_	_	91	C5	I/O	ST	
RA7	_	—	92	B5	I/O	ST	1
RA9	—	23	28	L2	I/O	ST]
RA10	_	24	29	K3	I/O	ST	1
RA14	_	52	66	E11	I/O	ST	1
RA15	_	53	67	E8	I/O	ST	1

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer

ANA = Analog level input/output

<u>г т</u>					PINOUT DESCRIPTIONS (CONTINUED)				
Pin	Pi	n Number/	Grid Loca	ter		Innut			
Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description		
RB0	16	20	25	K2	I/O	ST	PORTB Digital I/O.		
RB1	15	19	24	K1	I/O	ST			
RB2	14	18	23	J2	I/O	ST			
RB3	13	17	22	J1	I/O	ST			
RB4	12	16	21	H2	I/O	ST			
RB5	11	15	20	H1	I/O	ST			
RB6	17	21	26	L1	I/O	ST			
RB7	18	22	27	J3	I/O	ST			
RB8	21	27	32	K4	I/O	ST			
RB9	22	28	33	L4	I/O	ST			
RB10	23	29	34	L5	I/O	ST			
RB11	24	30	35	J5	I/O	ST			
RB12	27	33	41	J7	I/O	ST			
RB13	28	34	42	L7	I/O	ST			
RB14	29	35	43	K7	I/O	ST			
RB15	30	36	44	L8	I/O	ST			
RC1	_	4	6	D1	I/O	ST	PORTC Digital I/O.		
RC2	_	_	7	E4	I/O	ST			
RC3	_	5	8	E2	I/O	ST			
RC4	_	_	9	E1	I/O	ST			
RC12	39	49	63	F9	I/O	ST			
RC13	47	59	73	C10	I	ST			
RC14	48	60	74	B11	I	ST			
RC15	40	50	64	F11	I/O	ST			
RD0	46	58	72	D9	I/O	ST	PORTD Digital I/O.		
RD1	49	61	76	A11	I/O	ST			
RD2	50	62	77	A10	I/O	ST			
RD3	51	63	78	B9	I/O	ST]		
RD4	52	66	81	C8	I/O	ST]		
RD5	53	67	82	B8	I/O	ST			
RD6	54	68	83	D7	I/O	ST]		
RD7	55	69	84	C7	I/O	ST]		
RD8	42	54	68	E9	I/O	ST]		
RD9	43	55	69	E10	I/O	ST			
RD10	44	56	70	D11	I/O	ST]		
RD11	45	57	71	C11	I/O	ST]		
RD12	_	64	79	A9	I/O	ST			
RD13		65	80	D8	I/O	ST]		
RD14		37	47	L9	I/O	ST]		
RD15		38	48	K9	I/O	ST]		

PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED) **TABLE 1-4:**

TTL = TTL input buffer Legend: ANA = Analog level input/output

	Pi	n Number/	Grid Loca	ter		-	
Pin Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description
RE0	60	76	93	A4	I/O	ST	PORTE Digital I/O.
RE1	61	77	94	B4	I/O	ST	
RE2	62	78	98	B3	I/O	ST	
RE3	63	79	99	A2	I/O	ST	1
RE4	64	80	100	A1	I/O	ST	1
RE5	1	1	3	D3	I/O	ST	1
RE6	2	2	4	C1	I/O	ST	1
RE7	3	3	5	D2	I/O	ST	
RE8	_	13	18	G1	I/O	ST	1
RE9	—	14	19	G2	I/O	ST	
REFO	30	36	44	L8	0	—	Reference Clock Output.
RF0	58	72	87	B6	I/O	ST	PORTF Digital I/O.
RF1	59	73	88	A6	I/O	ST	
RF2	34	42	52	K11	I/O	ST	1
RF3	33	41	51	K10	I/O	ST	
RF4	31	39	49	L10	I/O	ST	
RF5	32	40	50	L11	I/O	ST	
RF6	35	45	55	H9	I/O	ST	
RF7	_	44	54	H8	I/O	ST	1
RF8	—	43	53	J10	I/O	ST	
RF12	—		40	K6	I/O	ST	
RF13	_		39	L6	I/O	ST	
RG0	—	75	90	A5	I/O	ST	PORTG Digital I/O.
RG1	—	74	89	E6	I/O	ST	
RG2	37	47	57	H10	I/O	ST	
RG3	36	46	56	J11	I/O	ST	1
RG6	4	6	10	E3	I/O	ST	
RG7	5	7	11	F4	I/O	ST]
RG8	6	8	12	F2	I/O	ST	1
RG9	8	10	14	F3	I/O	ST]
RG12	—	—	96	C3	I/O	ST	1
RG13	—	—	97	A3	I/O	ST	1
RG14	—	—	95	C4	I/O	ST	1
RG15	_	—	1	B2	I/O	ST	1
Legend:		nnut huffer		OT0		nger input	

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output

	Pi	n Number/	Grid Loca	ter				
Pin Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description	
RP0	16	20	25	K2	I/O	ST	Remappable Peripheral (input or output).	
RP1	15	19	24	K1	I/O	ST		
RP2	42	54	68	E9	I/O	ST		
RP3	44	56	70	D11	I/O	ST		
RP4	43	55	69	E10	I/O	ST		
RP5	—	38	48	K9	I/O	ST		
RP6	17	21	26	L1	I/O	ST		
RP7	18	22	27	J3	I/O	ST		
RP8	21	27	32	K4	I/O	ST		
RP9	22	28	33	L4	I/O	ST		
RP10	31	39	49	L10	I/O	ST		
RP11	46	58	72	D9	I/O	ST		
RP12	45	57	71	C11	I/O	ST		
RP13	14	18	23	J2	I/O	ST		
RP14	29	35	43	K7	I/O	ST		
RP15	—	43	53	J10	I/O	ST		
RP16	33	41	51	K10	I/O	ST		
RP17	32	40	50	L11	I/O	ST		
RP18	11	15	20	H1	I/O	ST		
RP19	6	8	12	F2	I/O	ST		
RP20	53	67	82	B8	I/O	ST		
RP21	4	6	10	E3	I/O	ST		
RP22	51	63	78	B9	I/O	ST		
RP23	50	62	77	A10	I/O	ST		
RP24	49	61	76	A11	I/O	ST		
RP25	52	66	81	C8	I/O	ST		
RP26	5	7	11	F4	I/O	ST		
RP27	8	10	14	F3	I/O	ST		
RP28	12	16	21	H2	I/O	ST		
RP29	30	36	44	L8	I/O	ST		
RP30	34	42	52	K11	I/O	ST		
RP31	—	—	39	L6	I/O	ST		
RPI32	—	_	40	K6	I	ST	Remappable Peripheral (input only).	
RPI33		13	18	G1	I	ST		
RPI34	—	14	19	G2	I	ST		
RPI35	—	53	67	E8	I	ST	4	
RPI36	—	52	66	E11	I	ST	4	
RPI37	48	60	74	B11	I	ST	4	
RPI38	—	4	6	D1	I	ST	4	
RPI39	—	—	7	E4	I	ST	4	
RPI40	—	5	8	E2	I	ST	4	
RPI41	—	—	9	E1	I	ST	4	
RPI42	—	64	79	A9	I	ST	4	
RPI43	—	37	47	L9	Ι	ST		

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTIN

Pin	Pin Number/Grid Locater		ter		Innut						
Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description				
RTCC	42	54	68	E9	0	—	Real-Time Clock/Calendar Alarm/Seconds Pulse Output.				
SCL1	37	47	57	H10	I/O	l ² C	I2C1 Synchronous Serial Clock Input/Output.				
SCL2	32	40	58	H11	I/O	l ² C	I2C2 Synchronous Serial Clock Input/Output.				
SCLKI	48	60	74	B11	I	ST	Digital Secondary Clock Input.				
SDA1	36	46	56	J11	I/O	l ² C	I2C1 Data Input/Output.				
SDA2	31	39	59	G10	I/O	l ² C	I2C2 Data Input/Output.				
SEG0	4	6	10	E3	0	—	LCD Driver Segment Outputs.				
SEG1	8	10	14	F3	0	_					
SEG2	11	15	20	H1	0	_					
SEG3	12	16	21	H2	0						
SEG4	13	17	22	J1	0	_					
SEG5	14	18	23	J2	0	_					
SEG6	15	19	24	K1	0	—					
SEG7	16	20	25	K2	0	_					
SEG8	29	35	43	K7	0	—					
SEG9	30	36	44	L8	0	—					
SEG10	31	39	49	L10	0	—					
SEG11	32	40	50	L11	0	—					
SEG12	33	41	51	K10	0	—					
SEG13	42	54	68	E9	0	—					
SEG14	43	55	69	E10	0	—					
SEG15	44	56	70	D11	0	—					
SEG16	45	57	71	C11	0	—					
SEG17	46	58	72	D9	0	—					
SEG18	27	33	41	J7	0	—					
SEG19	28	34	42	L7	0	—					
SEG20	49	61	76	A11	0	_					
SEG21	50	62	77	A10	0						
SEG22	51	63	78	B9	0	_					
SEG23	52	66	81	C8	0						
SEG24	53	67	82	B8	0	—					
SEG25	54	68	83	D7	0						
SEG26	55	69	84	C7	0						
SEG27	58	72	87	B6	0						
SEG28	37	47	57	H10	0						
SEG29	23	29	34	L5	0	_					
SEG30	22	28	33	L4	0	_]				
SEG31	21	27	32	K4	0	_					
SEG32	_	4	6	D1	0	—]				
SEG33	_	5	8	E2	0	_	1				
SEG34	_	13	18	G1	0	_	1				

Legend: TTL = TTL input buffer ANA = Analog level input/output

TADLE 1-4		Pin Number/Grid Locater					
Pin					I/O	Input	Description
Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	121-Pin BGA	1/0	Buffer	Description
SEG35	—	14	19	G2	0	—	LCD Driver Segment Outputs.
SEG36	_	23	28	L2	0	_	
SEG37	—	24	29	K3	0	—	
SEG38	—	37	47	L9	0	_	
SEG39	—	38	48	K9	0	_	
SEG40	—	42	52	K11	0	_	
SEG41	_	43	53	J10	0	_	
SEG42	_	52	66	E11	0	_	
SEG43	—	53	67	E8	0	_	
SEG44		64	79	A9	0	_]
SEG45	—	65	80	D8	0	_	
SEG46	—	74	89	E6	0	_	
SEG47	36	46	56	J11	0	_	
SEG48	59	73	88	A6	0	_	
SEG49	—	_	17	G3	0	_	
SEG50	—	75	90	A5	0	_	
SEG51	—	_	1	B2	0	_	
SEG52	—	_	7	E4	0	—	
SEG53	—	_	9	E1	0	—	
SEG54	—	_	39	L6	0	—	
SEG55	—	_	40	K6	0	—	
SEG56	—	_	58	H11	0	—	
SEG57	—	_	59	G10	0	_	
SEG58	—	—	91	C5	0	—	
SEG59	—	—	92	B5	0	—	
SEG60	—	—	95	C4	0	—	
SEG61	—	—	96	C3	0	—	
SEG62	—	_	97	A3	0	—	
SEG63			100	A1	0		
SOSCI	47	59	73	C10	I	ANA	Secondary Oscillator/Timer1 Clock Input.
SOSCO	48	60	74	B11	0	ANA	Secondary Oscillator/Timer1 Clock Output.
TCK	27	33	38	J6	I	ST	JTAG Test Clock/Programming Clock Input.
TDI	28	34	60	G11	I	ST	JTAG Test Data/Programming Data Input.
TDO	24	14	61	G9	0	_	JTAG Test Data Output.
TMS	23	13	17	G3	I	ST	JTAG Test Mode Select Input.
Logondu .	•	nout buffor		•	obmitt Tric	•	•

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer

ANA = Analog level input/output

i	Pii	n Number/	Grid Loca	ter				
Pin Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description	
VBAT	57	71	86	A7	Р		Backup Battery.	
VCAP	56	70	85	B7	Р	—	External Filter Capacitor Connection (regulator enabled).	
Vdd	10, 26, 38	12, 32, 48	2, 16, 37, 46, 62	C2, F8, G5, H6, K8	Р	_	Positive Supply for Peripheral Digital Logic and In Pins.	
VLCAP1	5	7	11	F4	I	ANA	LCD Drive Charge Pump Capacitor Inputs.	
VLCAP2	6	8	12	F2	I	ANA		
VREF+	_	24	29	K3	I	ANA	Comparator/ADC Reference Voltage (low) Input (default).	
VREF-	_	23	28	L2	I	ANA	Comparator/ADC Reference Voltage (high) Input (default).	
Vss	9, 25, 41	11, 31, 51	15, 36, 45, 65, 75	B10, F5, F10, G6, G7	Р	_	Ground Reference for Logic and I/O Pins.	

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer I²C™ = I²C/SMBus input buffer

FIGURE 2-1:

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC24FJ128GA310 family family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")

 VCAP pin (see Section 2.4 "Voltage Regulator Pin (VCAP)")

These pins must also be connected if they are being used in the end application:

- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for analog modules is implemented

Note: The AVDD and AVss pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

MINIMUM CONNECTIONS C2⁽²⁾ Vdd VDD Vss Ź R1 R2 MCLR VCAF C1 C7(1) PIC24FJXXX VDD Vss C6⁽²⁾ C3(2) Vdd Vss AVDD AVSS /SS 20/ C5⁽²⁾ C4(2)

RECOMMENDED

Key (all values are recommendations):

C1 through C6: 0.1 μF , 20V ceramic

C7: 10 $\mu\text{F},\,6.3\text{V}$ or greater, tantalum or ceramic

R1: 10 kΩ

R2: 100Ω to 470Ω

- Note 1: See Section 2.4 "Voltage Regulator Pin (VCAP)" for details on selecting the proper capacitor for Vcap.
 - 2: The example shown is for a PIC24F device with five VDD/Vss and AVDD/AVss pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

2.2 Power Supply Pins

2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 μ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 μ F in parallel with 0.001 μ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including microcontrollers to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: device Reset, and device programming and debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the MCLR pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the $\overline{\text{MCLR}}$ pin should be placed within 0.25 inch (6 mm) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



2.4 Voltage Regulator Pin (VCAP)

A low-ESR (< 5 Ω) capacitor is required on the VCAP pin to stabilize the output voltage of the on-chip voltage regulator. The VCAP pin must not be connected to VDD and must use a capacitor of 10 μ F connected to ground. The type can be ceramic or tantalum. Suitable examples of capacitors are shown in Table 2-1. Capacitors with equivalent specification can be used.

The placement of this capacitor should be close to VCAP. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to Section 32.0 "Electrical Characteristics" for additional information.

Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

Refer to **Section 29.2** "**On-Chip Voltage Regulator**" for details on connecting and using the on-chip regulator.



TABLE 2-1: SUITABLE CAPACITOR EQUIVALENTS

Make	Part #	Nominal Capacitance	Base Tolerance	Rated Voltage	Temp. Range
TDK	C3216X7R1C106K	10 µF	±10%	16V	-55 to +125°C
TDK	C3216X5R1C106K	10 µF	±10%	16V	-55 to +85°C
Panasonic	ECJ-3YX1C106K	10 µF	±10%	16V	-55 to +125°C
Panasonic	ECJ-4YB1C106K	10 µF	±10%	16V	-55 to +85°C
Murata	GRM32DR71C106KA01L	10 µF	±10%	16V	-55 to +125°C
Murata	GRM31CR61C106KC31L	10 µF	±10%	16V	-55 to +85°C

2.4.1 CONSIDERATIONS FOR CERAMIC CAPACITORS

In recent years, large value, low-voltage, surface-mount ceramic capacitors have become very cost effective in sizes up to a few tens of microfarad. The low-ESR, small physical size and other properties make ceramic capacitors very attractive in many types of applications.

Ceramic capacitors are suitable for use with the internal voltage regulator of this microcontroller. However, some care is needed in selecting the capacitor to ensure that it maintains sufficient capacitance over the intended operating range of the application.

Typical low-cost, 10 μ F ceramic capacitors are available in X5R, X7R and Y5V dielectric ratings (other types are also available, but are less common). The initial tolerance specifications for these types of capacitors are often specified as ±10% to ±20% (X5R and X7R), or -20%/+80% (Y5V). However, the effective capacitance that these capacitors provide in an application circuit will also vary based on additional factors, such as the applied DC bias voltage and the temperature. The total in-circuit tolerance is, therefore, much wider than the initial tolerance specification.

The X5R and X7R capacitors typically exhibit satisfactory temperature stability (ex: $\pm 15\%$ over a wide temperature range, but consult the manufacturer's data sheets for exact specifications). However, Y5V capacitors typically have extreme temperature tolerance specifications of $\pm 22\%$. Due to the extreme temperature tolerance, a 10 μ F nominal rated Y5V type capacitor may not deliver enough total capacitance to meet minimum internal voltage regulator stability and transient response requirements. Therefore, Y5V capacitors are not recommended for use with the internal regulator if the application must operate over a wide temperature range.

In addition to temperature tolerance, the effective capacitance of large value ceramic capacitors can vary substantially, based on the amount of DC voltage applied to the capacitor. This effect can be very significant, but is often overlooked or is not always documented.

Typical DC bias voltage vs. capacitance graph for X7R type capacitors is shown in Figure 2-4.



When selecting a ceramic capacitor to be used with the internal voltage regulator, it is suggested to select a high-voltage rating, so that the operating voltage is a small percentage of the maximum rated capacitor voltage. For example, choose a ceramic capacitor rated at 16V for the 2.5V or 1.8V core voltage. Suggested capacitors are shown in Table 2-1.

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming (ICSP) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100Ω .

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin Voltage Input High (VIH) and Voltage Input Low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins), programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 30.0 "Development Support**".

2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-5. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins, and other signals in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849, "Basic PICmicro[®] Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

FIGURE 2-5:

SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



2.7 Configuration of Analog and Digital Pins During ICSP Operations

If an ICSP compliant emulator is selected as a debugger, it automatically initializes all of the ADC input pins (ANx) as "digital" pins. Depending on the particular device, this is done by setting all bits in the ADnPCFG register(s), or clearing all bit in the ANSx registers.

All PIC24F devices will have either one or more ADxPCFG registers or several ANSx registers (one for each port); no device will have both. Refer to Section 11.2 "Configuring Analog Port Pins (ANSx)" for more specific information.

The bits in these registers that correspond to the ADC pins that initialized the emulator must not be changed by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain ADC pins as analog input pins during the debug session, the user application must modify the appropriate bits during initialization of the ADC module, as follows:

- For devices with an ADxPCFG register, clear the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.
- For devices with ANSx registers, set the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.

When a Microchip debugger/emulator is used as a programmer, the user application firmware must correctly configure the ADxPCFG or ANSx registers. Automatic initialization of these registers is only done during debugger operation. Failure to correctly configure the register(s) will result in all ADC pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.

3.0 CPU

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "CPU with Extended Data Space (EDS)" (DS39732) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit Working registers in the programmer's model. Each of the Working registers can act as a data, address or address offset register. The 16th Working register (W15) operates as a Software Stack Pointer for interrupts and calls.

The lower 32 Kbytes of the Data Space can be accessed linearly. The upper 32 Kbytes of the Data Space are referred to as Extended Data Space (EDS) to which the extended data RAM, EPMP memory space or program memory can be mapped.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs. The core supports Inherent (no operand), Relative, Literal and Memory Direct Addressing modes, along with three other groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements.

For most instructions, the core is capable of executing a data (or program data) memory read, a Working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (that is, A + B = C) to be executed in a single cycle.

A high-speed, 17-bit x 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit x 16-bit or 8-bit x 8-bit, integer multiplication. All multiply instructions execute in a single cycle.

The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by 16-bit, integer signed and unsigned division. All divide operations require 19 cycles to complete but are interruptible at any cycle boundary.

The PIC24F has a vectored exception scheme with up to 8 sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A block diagram of the CPU is shown in Figure 3-1.

3.1 Programmer's Model

The programmer's model for the PIC24F is shown in Figure 3-2. All registers in the programmer's model are memory-mapped and can be manipulated directly by instructions. A description of each register is provided in Table 3-1. All registers associated with the programmer's model are memory-mapped.



TABLE 3-1:	CPU CORE REGISTERS
------------	---------------------------

Register(s) Name	Description	
W0 through W15	Working Register Array	
PC	23-Bit Program Counter	
SR	ALU STATUS Register	
SPLIM	Stack Pointer Limit Value Register	
TBLPAG	Table Memory Page Address Register	
RCOUNT	Repeat Loop Counter Register	
CORCON	CPU Control Register	
DISICNT	Disable Interrupt Count Register	
DSRPAG	Data Space Read Page Register	
DSWPAG	Data Space Write Page Register	


3.2 CPU Control Registers

REGISTER 3-1: SR: ALU STATUS REGISTER

	11.0	11.0		U-0	11.0	11.0	
U-0	U-0	U-0	U-0	0-0	U-0	U-0	R/W-0
	—			_			DC
bit 15							bit 8
R/W-0 ⁽¹) R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R-0	R/W-0	R/W-0	R/W-0,	R/W-0
IPL2 ⁽²⁾	-	IPL0 ⁽²⁾	RA	N N	OV	Z	C
bit 7		IFLU	NA	IN	00	L	bit 0
bit i							bit 0
Legend:							
R = Reada	able bit	W = Writable I	oit	U = Unimplem	nented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
bit 15-9	Unimplemen	ted: Read as '0)'				
bit 8	DC: ALU Hal	f Carry/Borrow I	oit				
		out from the 4 th I	ow-order bit (f	or byte-sized da	ata) or 8 th low-c	order bit (for wo	ord-sized data)
	of the res	sult occurred out from the 4 th	l ar oth law are	lay hit of the yes		. al	
hit 7 E	•	PU Interrupt Price			suit has occurre	ed and a set of the se	
bit 7-5		nterrupt Priority	•		a ara diaablad		
		nterrupt Priority			is are disabled		
		nterrupt Priority					
		nterrupt Priority					
		nterrupt Priority nterrupt Priority					
		nterrupt Priority)			
		nterrupt Priority					
bit 4	RA: REPEAT	Loop Active bit					
		loop is in progre					
		loop is not in pr	ogress				
bit 3	N: ALU Nega						
	1 = Result w	as negative as not negative	(zero or positi	ve)			
bit 2	OV: ALU Ove	-		,			
2.11 -		occurred for sig	gned (2's com	plement) arithm	netic in this arith	nmetic operatio	on
		low has occurre		,		·	
bit 1	Z: ALU Zero	bit					
		tion, which affeo					
		recent operatio	n, which affec	ts the Z bit, has	s cleared it (i.e.,	, a non-zero re	esult)
bit 0	C: ALU Carry		t Cignificant b	it of the requilt of	a courred		
		out from the Mos out from the Mo					
Note 1:	The IPL Status bi	ts are read-only	when NSTDI	S (INTCON1<1	5>) = 1.		
2:	The IPL Status bi	-		-	-	n the CPU Inte	errupt Priority
	Level (IPL). The	value in parenth	eses indicates	the IPL when	IPL3 = 1.		-

REGISTER 3-2: CORCON: CPU CORE CONTROL REGISTE
--

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	_	—	—	—	—
bit 15					•		bit 8
U-0	U-0	U-0	U-0	R/C-0	r-1	U-0	U-0
—	—	—	—	IPL3 ⁽¹⁾	r	—	—
bit 7					•		bit 0
Legend:		C = Clearable	bit	r = Reserved	bit		
R = Readable	e bit	W = Writable b	pit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	x = Bit is unkn	nown	

bit 15-4 Unimplemented: Read as '0'

bit 3 IPL3: CPU Interrupt Priority Level Status bit⁽¹⁾ 1 = CPU Interrupt Priority Level is greater than 7 0 = CPU Interrupt Priority Level is 7 or less

bit 2 Reserved: Read as '1'

bit 1-0 Unimplemented: Read as '0'

Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level; see Register 3-1 for bit description.

3.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

3.3.2 DIVIDER

The divide block supports signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn), and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.3.3 MULTI-BIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and single-cycle, multi-bit arithmetic and logic shifts. Multi-bit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multi-bit shift instructions only support Register Direct Addressing for both the operand source and result destination.

A full summary of instructions that use the shift operation is provided in Table 3-2.

TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE BIT AND MULTI-BIT SHIFT OPERATION

Instruction	Description
ASR	Arithmetic shift right source register by one or more bits.
SL	Shift left source register by one or more bits.
LSR	Logical shift right source register by one or more bits.

4.0 MEMORY ORGANIZATION

As Harvard architecture devices, PIC24F microcontrollers feature separate program and data memory spaces and buses. This architecture also allows direct access of program memory from the Data Space during code execution.

4.1 **Program Memory Space**

The program address memory space of the PIC24FJ128GA310 family devices is 4M instructions. The space is addressable by a 24-bit value derived

from either the 23-bit Program Counter (PC) during program execution, or from table operation or Data Space remapping, as described in **Section 4.3 "Interfacing Program and Data Memory Spaces"**.

User access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFFh). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the PIC24FJ128GA310 family of devices are shown in Figure 4-1.

FIGURE 4-1: PROGRAM SPACE MEMORY MAP FOR PIC24FJ128GA310 FAMILY DEVICES



4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

4.1.2 HARD MEMORY VECTORS

All PIC24F devices reserve the addresses between 000000h and 000200h for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 000000h with the actual address for the start of code at 000002h.

PIC24F devices also have two interrupt vector tables, located from 000004h to 0000FFh and 000100h to 0001FFh. These vector tables allow each of the many device interrupt sources to be handled by separate ISRs. A more detailed discussion of the interrupt vector tables is provided in **Section 8.1 "Interrupt Vector Table"**.

4.1.3 FLASH CONFIGURATION WORDS

In PIC24FJ128GA310 family devices, the top four words of on-chip program memory are reserved for configuration information. On device Reset, the configuration information is copied into the appropriate Configuration register. The addresses of the Flash Configuration Word for devices in the PIC24FJ128GA310 family are shown in Table 4-1. Their location in the memory map is shown with the other memory vectors in Figure 4-1.

The Configuration Words in program memory are a compact format. The actual Configuration bits are mapped in several different registers in the configuration memory space. Their order in the Flash Configuration Words does not reflect a corresponding arrangement in the configuration space. Additional details on the device Configuration Words are provided in Section 29.0 "Special Features".

TABLE 4-1: FLASH CONFIGURATION WORDS FOR PIC24FJ128GA310 FAMILY DEVICES

Device	Program Memory (Words)	Configuration Word Addresses
PIC24FJ64GA3XX	22,016	00ABF8h:00ABFEh
PIC24FJ128GA3XX	44,032	0157F8h:0157FEh

msw Address	most significant w	ord	least significant w		Address Address)
	23	16	8	0	,
0x000001	0000000				000000
0x000003	0000000			0x	000002
0x000005	00000000			0x	000004
0x000007	0000000			0x	000006
			~		
	Program Memory 'Phantom' Byte (read as '0')	Instruc	tion Width		

FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

4.2 Data Memory Space

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "Data Memory with Extended Data Space (EDS)" (DS39733) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The PIC24F core has a 16-bit-wide data memory space, addressable as a single linear range. The Data Space is accessed using two Address Generation Units (AGUs), one each for read and write operations. The Data Space memory map is shown in Figure 4-3.

The 16-bit wide data addresses in the data memory space point to bytes within the Data Space (DS). This gives a DS address range of 64 Kbytes or 32K words. The lower half (0000h to 7FFFh) is used for implemented (on-chip) memory addresses.

The upper half of data memory address space (8000h to FFFFh) is used as a window into the Extended Data Space (EDS). This allows the microcontroller to directly access a greater range of data beyond the standard 16-bit address range. EDS is discussed in detail in **Section 4.2.5 "Extended Data Space (EDS)**".

The lower half of DS is compatible with previous PIC24F microcontrollers without EDS. All PIC24FJ128GA310 family devices implement 8 Kbytes of data RAM in the lower half of DS, from 0800h to 27FFh.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all Data Space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.





4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCUs and improve Data Space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all EA calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word, which contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB. The Most Significant Byte (MSB) is not modified.

A Sign-Extend (SE) instruction is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

4.2.3 NEAR DATA SPACE

The 8-Kbyte area between 0000h and 1FFFh is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the Data Space is addressable indirectly. Additionally, the whole Data Space is addressable using MOV instructions, which support Memory Direct Addressing with a 16-bit address field.

4.2.4 SPECIAL FUNCTION REGISTER (SFR) SPACE

The first 2 Kbytes of the Near Data Space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A diagram of the SFR space, showing where the SFRs are actually implemented, is shown in Table 4-2. Each implemented area indicates a 32-byte region where at least one address is implemented as an SFR. A complete list of implemented SFRs, including their addresses, is shown in Tables 4-3 through 4-34.

			SFR	R Space Add	ress					
	xx00	xx20	xx40	xx60	xx80)	xxA0	xx	C0	xxE0
000h		Core	_	ICN			Interrupts			
100h	Tim	ners	Сар	ture			Compar	e		_
200h	l ² C™	UART	SPI/UART	—	_		UART		1/	0
300h		ADC/CTMU		—			DMA			_
400h	—	—	—	—	_		_		ANA	
500h	—	—	_	—	L		D	_	-	LCD
600h	EPMP	RTC/CMP	CRC	—			PPS			
700h	—	—	System	NVM/PMD	_			-	-	_

TABLE 4-2: IMPLEMENTED REGIONS OF SFR DATA SPACE

Legend: — = No implemented SFRs in this block

TABLE 4-3: CPU CORE REGISTERS MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000		•						Working R	egister 0	•		•	•	•	•		0000
WREG1	0002								Working R	egister 1								0000
WREG2	0004								Working R	egister 2								0000
WREG3	0006								Working R	egister 3								0000
WREG4	0008								Working R	egister 4								0000
WREG5	000A								Working R	egister 5								0000
WREG6	000C								Working R	egister 6								0000
WREG7	000E								Working R	egister 7								0000
WREG8	0010								Working R	egister 8								0000
WREG9	0012		Working Register 9 Working Register 10															0000
WREG10	0014		Working Register 10															0000
WREG11	0016		Working Register 10 Working Register 11															0000
WREG12	0018								Working Re	egister 12								0000
WREG13	001A								Working Re	egister 13								0000
WREG14	001C								Working Re	egister 14								0000
WREG15	001E								Working Re	egister 15								0800
SPLIM	0020							Stack	Pointer Lim	it Value Reg	gister							xxxx
PCL	002E							Progran	n Counter L	ow Word R	egister							0000
PCH	0030	_	_	_	_	_	_	_	_			Program	n Counter H	ligh Word R	egister			0000
DSRPAG	0032	_	_	_	_	_	_			Exte	ended Data	Space Rea	d Page Ad	dress Regis	ter			0001
DSWPAG	0034	_	_	_	_	_	_	_			Extended	Data Spac	e Write Pag	e Address	Register			0001
RCOUNT	0036							Repe	eat Loop Co	unter Regis	ster							xxxx
SR	0042	_	_	_	_	_	_	_	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
CORCON	0044	_	_	_		_	_	_	—	—	_	—	_	IPL3	r	_		0004
DISICNT	0052	_	_						Disable	Interrupts	Counter Re	egister						xxxx
TBLPAG	0054	_	_	—		—	—	_	_			Table Me	emory Page	e Address R	legister			0000

Legend: — = unimplemented, read as '0'; r = reserved, do not modify. Reset values are shown in hexadecimal.

TABLE 4-4: ICN REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNPD1	0056	CN15PDE	CN14PDE	CN13PDE	CN12PDE	CN11PDE	CN10PDE	CN9PDE	CN8PDE	CN7PDE	CN6PDE	CN5PDE	CN4PDE	CN3PDE	CN2PDE	_	—	0000
CNPD2	0058	CN31PDE	CN30PDE	CN29PDE	CN28PDE	CN27PDE	CN26PDE	CN25PDE	CN24PDE	CN23PDE	CN22PDE	CN21PDE(1)	CN20PDE ⁽¹⁾	CN19PDE ⁽¹⁾	CN18PDE	CN17PDE	CN16PDE	0000
CNPD3	005A	CN47PDE ⁽¹⁾	CN46PDE ⁽²⁾	CN45PDE ⁽¹⁾	CN44PDE ⁽¹⁾	CN43PDE ⁽¹⁾	CN42PDE ⁽¹⁾	CN41PDE ⁽¹⁾	CN40PDE ⁽²⁾	CN39PDE ⁽²⁾	CN38PDE ⁽²⁾	CN37PDE ⁽²⁾	CN36PDE ⁽²⁾	CN35PDE ⁽²⁾	CN34PDE ⁽²⁾	CN33PDE ⁽²⁾	CN32PDE	0000
CNPD4	005C	CN63PDE	CN62PDE	CN61PDE	CN60PDE	CN59PDE	CN58PDE	CN57PDE	CN56PDE	CN55PDE	CN54PDE	CN53PDE	CN52PDE	CN51PDE	CN50PDE	CN49PDE	CN48PDE ⁽²⁾	0000
CNPD5	005E	CN79PDE ⁽²⁾	CN78PDE ⁽¹⁾	CN77PDE(1)	CN76PDE ⁽²⁾	CN75PDE ⁽²⁾	CN74PDE ⁽¹⁾	CN73PDE	CN72PDE	CN71PDE	CN70PDE	CN69PDE	CN68PDE	CN67PDE ⁽¹⁾	CN66PDE ⁽¹⁾	CN65PDE	CN64PDE	0000
CNPD6	0060	_	_	-	_	_	_	-	_	_	_	_	CN84PDE	CN83PDE ⁽¹⁾	CN82PDE ⁽²⁾	CN81PDE ⁽²⁾	CN80PDE(2)	0000
CNEN1	0062	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	_	-	0000
CNEN2	0064	CN31IE	CN30IE	CN29IE	CN28IE	CN27IE	CN26IE	CN25IE	CN24IE	CN23IE	CN22IE	CN21IE ⁽¹⁾	CN20IE ⁽¹⁾	CN19IE ⁽¹⁾	CN18IE	CN17IE	CN16IE	0000
CNEN3	0066	CN47IE ⁽¹⁾	CN46IE ⁽¹⁾	CN45IE ⁽¹⁾	CN44IE ⁽¹⁾	CN43IE ⁽¹⁾	CN42IE ⁽¹⁾	CN41IE ⁽¹⁾	CN40IE ⁽²⁾	CN39IE ⁽²⁾	CN38IE ⁽²⁾	CN37IE ⁽²⁾	CN36IE ⁽²⁾	CN35IE ⁽²⁾	CN34IE ⁽²⁾	CN33IE ⁽²⁾	CN32IE	0000
CNEN4	0068	CN63IE	CN62IE	CN61IE	CN60IE	CN59IE	CN58IE	CN57IE	CN56IE	CN55IE	CN54IE	CN53IE	CN52IE	CN51IE	CN50IE	CN49IE	CN48IE ⁽²⁾	0000
CNEN5	006A	CN79IE ⁽²⁾	CN78IE ⁽¹⁾	CN77IE ⁽¹⁾	CN76IE ⁽²⁾	CN75IE ⁽²⁾	CN74IE ⁽¹⁾	CN73IE	CN72IE	CN71IE	CN70IE	CN69IE	CN68IE	CN67IE ⁽¹⁾	CN66IE ⁽¹⁾	CN65IE	CN64IE	0000
CNEN6	006C	_	_	_	_	_	_	_	_	_	_	_	CN84IE	CN83IE ⁽¹⁾	CN82IE ⁽²⁾	CN81IE ⁽²⁾	CN80IE ⁽²⁾	0000
CNPU1	006E	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	_	-	0000
CNPU2	0070	CN31PUE	CN30PUE	CN29PUE	CN28PUE	CN27PUE	CN26PUE	CN25PUE	CN24PUE	CN23PUE	CN22PUE	CN21PUE ⁽¹⁾	CN20PUE ⁽¹⁾	CN19PUE ⁽¹⁾	CN18PUE	CN17PUE	CN16PUE	0000
CNPU3	0072	CN47PUE ⁽¹⁾	CN46PUE ⁽¹⁾	CN45PUE ⁽¹⁾	CN44PUE ⁽¹⁾	CN43PUE ⁽¹⁾	CN42PUE ⁽¹⁾	CN41PUE ⁽¹⁾	CN40PUE ⁽²⁾	CN39PUE ⁽²⁾	CN38PUE ⁽²⁾	CN37PUE ⁽²⁾	CN36PUE ⁽²⁾	CN35PUE ⁽²⁾	CN34PUE ⁽²⁾	CN33PUE ⁽²⁾	CN32PUE	0000
CNPU4	0074	CN63PUE	CN62PUE	CN61PUE	CN60PUE	CN59PUE	CN58PUE	CN57PUE	CN56PUE	CN55PUE	CN54PUE	CN53PUE	CN52PUE	CN51PUE	CN50PUE	CN49PUE	CN48PUE ⁽²⁾	0000
CNPU5	0076	CN79PUE ⁽²⁾	CN78PUE ⁽¹⁾	CN77PUE(1)	CN76PUE ⁽²⁾	CN75PUE ⁽²⁾	CN74PUE ⁽¹⁾	CN73PUE	CN72PUE	CN71PUE	CN70PUE	CN69PUE	CN68PUE	CN67PUE ⁽¹⁾	CN66PUE ⁽¹⁾	CN65PUE	CN64PUE	0000
CNPU6	0078	_	_	—	_	_	-	_	_	_	_	_	CN84PUE	CN83PUE ⁽¹⁾	CN82PUE ⁽²⁾	CN81PUE ⁽²⁾	CN80PUE(2)	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 64-pin devices, read as '0'.

2: These bits are unimplemented in 64-pin and 80-pin devices, read as '0'.

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP

File Name Addr INTCON1 0080 INTCON2 0082 IFS0 0084 IFS1 0086 IFS2 0088 IFS3 008A IFS4 008C IFS5 008E IFS6 0090 IFS7 0092	Bit 15 NSTDIS ALTIVT U2TXIF 	Bit 14 — DISI DMA1IF U2RXIF DMA4IF RTCIF — —	Bit 13 — AD11F INT2IF PMPIF DMA5IF CTMUIF	Bit 12 — U1TXIF T5IF — —	Bit 11 — U1RXIF T4IF OC7IF —	Bit 10 — SPI1IF OC4IF OC6IF	Bit 9 — SPF1IF OC3IF	Bit 8 — — T3IF DMA2IF	Bit 7 — — T2IF	Bit 6 — — OC2IF	Bit 5	Bit 4 MATHERR INT4EP	Bit 3 ADDRERR INT3EP	Bit 2 STKERR INT2EP	Bit 1 OSCFAIL INT1EP	Bit 0 — INT0EP	All Resets
INTCON2 0082 IFS0 0084 IFS1 0086 IFS2 0088 IFS3 008A IFS4 008C IFS5 008E IFS6 0090	ALTIVT 	DISI DMA1IF U2RXIF DMA4IF RTCIF 	AD1IF INT2IF PMPIF DMA5IF CTMUIF	T5IF —	T4IF OC7IF	— SPI1IF OC4IF	— SPF1IF OC3IF	— T3IF		_				-			
IFS0 0084 IFS1 0086 IFS2 0088 IFS3 008A IFS4 008C IFS5 008E IFS6 0090	 U2TXIF 	DMA1IF U2RXIF DMA4IF RTCIF —	AD1IF INT2IF PMPIF DMA5IF CTMUIF	T5IF —	T4IF OC7IF	SPI1IF OC4IF	SPF1IF OC3IF	-	— T2IF		_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
IFS1 0086 IFS2 0088 IFS3 008A IFS4 008C IFS5 008E IFS6 0090	U2TXIF	U2RXIF DMA4IF RTCIF —	INT2IF PMPIF DMA5IF CTMUIF	T5IF —	T4IF OC7IF	OC4IF	OC3IF	-	T2IF	OCOLE							0000
IFS2 0088 IFS3 008A IFS4 008C IFS5 008E IFS6 0090		DMA4IF RTCIF —	PMPIF DMA5IF CTMUIF	-	OC7IF			DMA2IF		UCZIF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS3 008A IFS4 008C IFS5 008E IFS6 0090		RTCIF — —	DMA5IF CTMUIF	_		OC6IF	OCELE		—	IC7IF	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS4008CIFS5008EIFS60090			CTMUIF		_		OC5IF	IC6IF	IC5IF	IC4IF	IC3IF	DMA3IF	_	_	SPI2IF	SPF2IF	0000
IFS5 008E IFS6 0090		—		_		—	_	_	_	INT4IF	INT3IF	_	_	MI2C2IF	SI2C2IF	_	0000
IFS6 0090					—	_	_	HLVDIF	_	_	_	_	CRCIF	U2ERIF	U1ERIF	_	0000
	-			_	_	_	U4TXIF	U4RXIF	U4ERIF	_	_	_	U3TXIF	U3RXIF	U3ERIF	_	0000
IFS7 0092			_	_	—	_	_	_	_	—	_	LCDIF	_	_	_	_	0000
	—	_	_	_	_	_	_	_	_	_	JTAGIF	_	_	_	_	_	0000
IEC0 0094	_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1 0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	_	IC7IE	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2 0098	_	DMA4IE	PMPIE	_	OC7IE	OC6IE	OC5IE	IC6IE	IC5IE	IC4IE	IC3IE	DMA3IE	_	_	SPI2IE	SPF2IE	0000
IEC3 009A	_	RTCIE	DMA5IE	_	_	—	—	—	_	INT4IE	INT3IE	_	_	MI2C2IE	SI2C2IE	_	0000
IEC4 009C	_	—	CTMUIE	_	_	_	_	HLVDIE		_	_	_	CRCIE	U2ERIE	U1ERIE	—	0000
IEC5 009E	_	—	_	_	_	_	U4TXIE	U4RXIE	U4ERIE	_	_	_	U3TXIE	U3RXIE	U3ERIE	—	0000
IEC6 00A0	_	_	_	_	_	_	—	—	_	_	_	LCDIE	—	_	_	—	0000
IEC7 00A2	_	_	_	_	_	_	—	_	_	_	JTAGIE	_	_	_	_	_	0000
IPC0 00A4	_	T1IP2	T1IP1	T1IP0	_	OC1IP2	OC1IP1	OC1IP0		IC1IP2	IC1IP1	IC1IP0	_	INT0IP2	INT0IP1	INT0IP0	4444
IPC1 00A6	_	T2IP2	T2IP1	T2IP0	_	OC2IP2	OC2IP1	OC2IP0	_	IC2IP2	IC2IP1	IC2IP0	_	DMA0IP2	DMA0IP1	DMA0IP0	4444
IPC2 00A8	_	U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0	_	SPF1IP2	SPF1IP1	SPF1IP0	_	T3IP2	T3IP1	T3IP0	4444
IPC3 00AA	_		—	_	_	DMA1IP2	DMA1IP1	DMA1IP0	_	AD1IP2	AD1IP1	AD1IP0	_	U1TXIP2	U1TXIP1	U1TXIP0	0444
IPC4 00AC	_	CNIP2	CNIP1	CNIP0	_	CMIP2	CMIP1	CMIP0	_	MI2C1IP2	MI2C1IP1	MI2C1IP0	_	SI2C1IP2	SI2C1IP1	SI2C1IP0	4444
IPC5 00AE	_		—	_	_	IC7IP2	IC7IP1	IC7IP0	_	_	_	_	_	INT1IP2	INT1IP1	INT1IP0	0404
IPC6 00B0	_	T4IP2	T4IP1	T4IP0	_	OC4IP2	OC4IP1	OC4IP0	_	OC3IP2	OC3IP1	OC3IP0	_	DMA2IP2	DMA2IP1	DMA2IP0	4444
IPC7 00B2	_	U2TXIP2	U2TXIP1	U2TXIP0	_	U2RXIP2	U2RXIP1	U2RXIP0	_	INT2IP2	INT2IP1	INT2IP0	_	T5IP2	T5IP1	T5IP0	4444
IPC8 00B4	_		—	_	_	_	—	—	_	SPI2IP2	SPI2IP1	SPI2IP0	_	SPF2IP2	SPF2IP1	SPF2IP0	0044
IPC9 00B6	_	IC5IP2	IC5IP1	IC5IP0		IC4IP2	IC4IP1	IC4IP0		IC3IP2	IC3IP1	IC3IP0		DMA3IP2	DMA3IP1	DMA3IP0	4444
IPC10 00B8	_	OC7IP2	OC7IP1	OC7IP0	_	OC6IP2	OC6IP1	OC6IP0	_	OC5IP2	OC5IP1	OC5IP0	_	IC6IP2	IC6IP1	IC6IP0	4444
IPC11 00BA	_	—	_	_	_	DMA4IP2	DMA4IP1	DMA4IP0	_	PMPIP2	PMPIP1	PMPIP0	_	_	_	—	0440
IPC12 00BC	_	_	_	_	_	MI2C2IP2	MI2C2IP1	MI2C2IP0	_	SI2C2IP2	SI2C2IP1	SI2C2IP0	_	_	_	_	0440
IPC13 00BE	_	_	_	_	_	INT4IP2	INT4IP1	INT4IP0	_	INT3IP2	INT3IP1	INT3IP0	_	_	_	_	0440
IPC15 00C2	_	_	_	_	_	RTCIP2	RTCIP1	RTCIP0		DMA5IP2	DMA5IP1	DMA5IP0	_	_	_	_	0440

PIC24FJ128GA310 FAMILY

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC16	00C4	_	CRCIP2	CRCIP1	CRCIP0		U2ERIP2	U2ERIP1	U2ERIP0	_	U1ERIP2	U1ERIP1	U1ERIP0	_		_	_	4440
IPC18	00C8	_	_	_	_	_	_	_	_	_	_	_	_	_	HLVDIP2	HLVDIP1	HLVDIP0	0004
IPC19	00CA	_	_	_	_	_	_	_	_	_	CTMUIP2	CTMUIP1	CTMUIP0	_	_	_	_	0040
IPC20	00CC	_	U3TXIP2	U3TXIP1	U3TXIP0	_	U3RXIP2	U3RXIP1	U3RXIP0	_	U3ERIP2	U3ERIP1	U3ERIP0	_	_	_	_	4440
IPC21	00CE	_	U4ERIP2	U4ERIP1	U4ERIP0			_	_		_	_	_	_			—	4000
IPC22	00D0	_		_				_	_		U4TXIP2	U4TXIP1	U4TXIP0	_	U4RXIP2	U4RXIP1	U4RXIP0	0044
IPC25	00D6	_		_				_	_		_	_	_	_	LCDIP2	LCDIP1	LCDIP0	0004
IPC29	00DE	_	_	_	_	_	_	_	_		JTAGIP2	JTAGIP1	JTAGIP0	_	_	_	_	0040
INTTREG	00E0	CPUIRQ		VHOLD		ILR3	ILR2	ILR1	ILR0		VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-6: TIMER REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1 F	Register								0000
PR1	0102								Timer1 Peri	od Register								FFFF
T1CON	0104	TON	_	TSIDL	_	_	_	TIECS1	TIECS0	_	TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS	—	0000
TMR2	0106								Timer2 F	Register								0000
TMR3HLD	0108						Timer	3 Holding R	egister (for	32-bit time	operations	only)						0000
TMR3	010A								Timer3 F	Register								0000
PR2	010C	Timer2 Period Register														FFFF		
PR3	010E	Timer3 Period Register														FFFF		
T2CON	0110	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	—	0000
T3CON	0112	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	—	0000
TMR4	0114								Timer4 F	Register								0000
TMR5HLD	0116						Tin	ner5 Holding	g Register (or 32-bit op	perations or	nly)						0000
TMR5	0118								Timer5 F	Register								0000
PR4	011A								Timer4 Peri	od Register								FFFF
PR5	011C								Timer5 Peri	od Register								FFFF
T4CON	011E	TON		TSIDL		—	—	_		_	TGATE	TCKPS1	TCKPS0	T45	—	TCS	—	0000
T5CON	0120	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	—	0000

TABLE 4-7: INPUT CAPTURE REGISTER MAP

	- -γ.																	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1CON1	0140	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC1CON2	0142	_	_	—		_	—	_	IC32	ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC1BUF	0144							I	nput Capture	e 1 Buffer Reg	gister							0000
IC1TMR	0146								Timer Va	lue 1 Registe	er			-	-			xxxx
IC2CON1	0148	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC2CON2	014A	_	—	—	—	—	—	_	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC2BUF	014C								nput Capture	e 2 Buffer Reg	gister							0000
IC2TMR	014E								Timer Va	lue 2 Registe	er			-	-			xxxx
IC3CON1	0150		_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_		—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC3CON2	0152	_	_	—	—	_	—	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC3BUF	0154		— — — — — — — IC32 ICTRIG TRIGSTAT — SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL Input Capture 3 Buffer Register Timer Value 3 Register															0000
IC3TMR	0156		Input Capture 3 Buffer Register Timer Value 3 Register															xxxx
IC4CON1	0158		_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_		—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC4CON2	015A	_	_	—	_	_	—	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC4BUF	015C							I	nput Capture	e 4 Buffer Reg	gister							0000
IC4TMR	015E								Timer Va	lue 4 Registe	r		1			1	1	xxxx
IC5CON1	0160	_		ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC5CON2	0162	_	_	—	_	_	—	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC5BUF	0164							I	nput Capture	e 5 Buffer Reg	gister							0000
IC5TMR	0166				1				Timer Va	lue 5 Registe	r		1			1	1	xxxx
IC6CON1	0168	—		ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_		ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC6CON2	016A	_	—	—	—	—	—	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC6BUF	016C							I	nput Capture	e 6 Buffer Reg	gister							0000
IC6TMR	016E								Timer Va	lue 6 Registe	r							xxxx
IC7CON1	0170	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC7CON2	0172	_	—	—	—	—	—	_	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC7BUF	0174							I	nput Capture	e 7 Buffer Reg	gister							0000
IC7TMR	0176								Timer Va	lue 7 Registe	er							xxxx

TABLE 4-8: OUTPUT COMPARE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1CON1	0190	_	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC1CON2	0192	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC1RS	0194							0	utput Compa	re 1 Seconda	ary Register							0000
OC1R	0196								Output C	ompare 1 Re	egister							0000
OC1TMR	0198								Timer	Value 1 Regi	ster							xxxx
OC2CON1	019A	_	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC2CON2	019C	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC2RS	019E							0	utput Compa	re 2 Seconda	ary Register							0000
OC2R	01A0								Output C	ompare 2 Re	egister							0000
OC2TMR	01A2																	xxxx
OC3CON1	01A4	_	- OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 ENFLT2 ENFLT1 ENFLT0 OCFLT2 OCFLT1 OCFLT0 TRIGMODE OCM2 OCM1 OCM0 MD FLTOUT FLTTRIEN OCINV - DCB1 DCB0 OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL3															0000
OC3CON2	01A6	FLTMD																000C
OC3RS	01A8		TMD FLTOUT FLTRIEN OCINV — DCB1 DCB0 OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL1 SYNCSEL3 Output Compare 3 Secondary Register															0000
OC3R	01AA								Output C	ompare 3 Re	egister							0000
OC3TMR	01AC								Timer	Value 3 Regi	ster							xxxx
OC4CON1	01AE	—	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC4CON2	01B0	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC4RS	01B2							0	utput Compa	re 4 Seconda	ary Register							0000
OC4R	01B4								Output C	ompare 4 Re	egister							0000
OC4TMR	01B6		_	-					Timer	Value 4 Regi	ster	-	-	-			-	xxxx
OC5CON1	01B8	_	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT1	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC5CON2	01BA	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC5RS	01BC							0	utput Compa	re 5 Seconda	ary Register							0000
OC5R	01BE								Output C	ompare 5 Re	egister							0000
OC5TMR	01C0		_	-					Timer	Value 5 Regi	ster	-	-	-	-		-	xxxx
OC6CON1	01C2	_	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC6CON2	01C4	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC6RS	01C6							0	utput Compa	re 6 Seconda	ary Register							0000
OC6R	01C8								Output C	ompare 6 Re	egister							0000
OC6TMR	01CA								Timer	Value 6 Regi	ster							xxxx

TABLE 4-8: OUTPUT COMPARE REGISTER MAP (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC7CON1	01CC	_	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC7CON2	01CE	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC7RS	01D0							0	utput Compa	are 7 Second	ary Register							0000
OC7R	01D2								Output C	Compare 7 Re	egister							0000
OC7TMR	01D4								Timer	Value 7 Regi	ster							xxxx

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-9: I²C[™] REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200	—	—	—	_	_	—	—	_				2C1 Receiv	ve Register				0000
I2C1TRN	0202	—	_	—	—	—	-	—	_			I	2C1 Transr	nit Register				OOFF
I2C1BRG	0204	—	_	—	—	_	_	—				Baud Rate	e Generato	r Register				0000
I2C1CON	0206	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
I2C1ADD	020A	—	_	—	—	—	-	I2C1 Address Register 00										
I2C1MSK	020C	—	_	_	_	_	_	I2C1 Address Register 00 I2C1 Address Mask Register 00										
I2C2RCV	0210	—	_	—	—	_	_	_	—				2C2 Receiv	ve Register				0000
I2C2TRN	0212	—	_	—	—	_	_	—	_			I	2C2 Transr	nit Register				OOFF
I2C2BRG	0214	—	_	—	—	_	_	—				Baud Rate	e Generato	r Register				0000
I2C2CON	0216	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C2STAT	0218	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	TAT ADD10 IWCOL I2COV D/A P S R/W RBF TBF									
I2C2ADD	021A	—	_	—	—	—	-		I2C2 Address Register									
I2C2MSK	021C	—		_	_	_			I2C2 Address Mask Register									

TABLE 4-10: UART REGISTER MAPS

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets			
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000			
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110			
U1TXREG	0224	_	—	_	—	_	_					UART1 T	ransmit Re	egister				xxxx			
U1RXREG	0226	_	_	_	—	—	—					UART1 F	Receive Re	gister				0000			
U1BRG	0228							Baud Ra	te Generato	or Prescaler F	Register							0000			
U2MODE	0230	UARTEN	—	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000			
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110			
U2TXREG	0234	_	—	_	—	_	_	UART2 Transmit Register													
U2RXREG	0236	_	—	_	—	_	_														
U2BRG	0238							Baud Ra	UART2 Receive Register Baud Rate Generator Prescaler Register												
U3MODE	0250	UARTEN	—	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000			
U3STA	0252	UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110			
U3TXREG	0254	_	—	_	—	_	_					UART3 T	ransmit Re	egister				xxxx			
U3RXREG	0256	_	—	_	—	_	_					UART3 F	Receive Re	gister				0000			
U3BRG	0258							Baud Ra	te Generato	or Prescaler F	Register							0000			
U4MODE	02B0	UARTEN	—	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000			
U4STA	02B2	UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF													
U4TXREG	02B4	_	_	_	_	_	_		UART4 Transmit Register												
U4RXREG	02B6	_	_	_	_	—	_	UART4 Receive Register													
U4BRG	02B8							Baud Ra	te Generato	or Prescaler F	Register							0000			

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-11: SPI REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	_	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI1CON1	0242		_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI1CON2	0244	FRMEN	SPIFSD	SPIFPOL	_	—	—	_	_	_	_	_		-	_	SPIFE	SPIBEN	0000
SPI1BUF	0248							SPI1	Transmit an	d Receive	Buffer							0000
SPI2STAT	0260	SPIEN	_	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI2CON1	0262		_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI2CON2	0264	FRMEN	SPIFSD	SPIFPOL	—	—	—	—	_	_	_	_	_	_	—	SPIFE	SPIBEN	0000
SPI2BUF	0268							SPI2	Transmit an	d Receive	Buffer							0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-12: PORTA REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7 ⁽²⁾	Bit 6 ⁽²⁾	Bit 5 ⁽²⁾	Bit 4 ⁽²⁾	Bit 3 ⁽²⁾	Bit2 ⁽²⁾	Bit 1 ⁽²⁾	Bit 0 ⁽²⁾	All Resets
TRISA	02C0	TRISA<	<15:14>	—	—		TRISA	<10:9>					TRISA	<7:0>				C6FF
PORTA	02C2	RA<1	5:14>	_	_	_	RA<	10:9>	_				RA<	7:0>				xxxx
LATA	02C4	LATA<	15:14>	_	_	_	LATA<	<10:9>	_				LATA	<7:0>				xxxx
ODCA	02C6	ODA<	15:14>	_	_	_	ODA<	<10:9>	—				ODA	<7:0>				0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices.

Note 1: PORTA and all associated bits are unimplemented in 64-pin devices and read as '0'.

2: These bits are also unimplemented in 80-pin devices, read as '0'.

TABLE 4-13: PORTB REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8		TRISB<15:0>															FFFF
PORTB	02CA								RB<	15:0>								xxxx
LATB	02CC								LATB	<15:0>								xxxx
ODCB	02CE								ODB<	<15:0>								0000

Legend: Reset values are shown in hexadecimal.

DS30009996G-page 53

TABLE 4-14: PORTC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4 ⁽¹⁾	Bit 3 ⁽²⁾	Bit 2 ⁽¹⁾	Bit 1 ⁽²⁾	Bit 0	All Resets
TRISC	02D0	TRISC15	_	_	TRISC12	_	_	_	_	_	_	_	11100 1111				_	901E
PORTC	02D2		RC<15:	12> (^{3,4,5})		_	_	_	_	_	_	_	RC<4:1>				_	xxxx
LATC	02D4	LATC15		_	LATC12	_	_	_	_	_	_	_	LATC<4:1)				_	xxxx
ODCC	02D6		ODC<	15:12>		—	—	_			—		ODC<4:1>					0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices.

Note 1: These bits are unimplemented in 64-pin and 80-pin devices, read as '0'.

2: These bits are unimplemented in 64-pin devices, read as '0'.

3: RC12 and RC15 are only available when the primary oscillator is disabled or when EC mode is selected (POSCMD<1:0> Configuration bits = 11 or 00); otherwise read as '0'.

4: RC15 is only available when the POSCMD<1:0> Configuration bits = 11 or 00 and the OSCIOFN Configuration bit = 1.

5: RC13 and RC14 are input ports only and cannot be used as output ports.

TABLE 4-15: PORTD REGISTER MAP

File Name	Addr	Bit 15 ⁽¹⁾	Bit 14 ⁽¹⁾	Bit 13 ⁽¹⁾	Bit 12 ⁽¹⁾	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	02D8		TRISD<15:0>															FFFF
PORTD	02DA		TRISD<15:0> RD<15:0>															xxxx
LATD	02DC								LATD•	<15:0>								xxxx
ODCD	02DE								ODD<	:15:0>								0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices.

Note 1: These bits are unimplemented in 64-pin devices, read as '0'.

TABLE 4-16: PORTE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9 ⁽¹⁾	Bit 8 ⁽¹⁾	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	02E0		—	-	—	—											03FF	
PORTE	02E2	_	_	_	_	_	—											xxxx
LATE	02E4	_	_	_	_	_	—					LATE	<9:0>					xxxx
ODCE	02E6	_	_	_	_	_	—					ODE	<9:0>					0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices.

Note 1: These bits are unimplemented in 64-pin devices, read as '0'.

© 2010-2014 Microchip Technology Inc

TABLE 4-17: PORTF REGISTER MAP

===									-									
File Name	Addr	Bit 15	Bit 14	Bit 13 ⁽¹⁾	Bit 12 ⁽¹⁾	Bit 11	Bit 10	Bit 9	Bit 8 ⁽²⁾	Bit 7 ⁽²⁾	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	02E8			TRISF<	:13:12>													31FF
PORTF	02EA		-	RF<1	3:12>		-						RF<8:0>					xxxx
LATF	02EC	_	_	LATF<	13:12>	_	-	_					LATF<8:0>					xxxx
ODCF	02EE	—		ODF<1	13:12>	—	—						ODF<8:0>					0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices.

Note 1: These bits are unimplemented in 64-pin and 80-pin devices, read as '0'.

2: These bits are unimplemented in 64-pin devices, read as '0'.

TABLE 4-18: PORTG REGISTER MAP

File Name	Addr	Bit 15 ⁽¹⁾	Bit 14 ⁽¹⁾	Bit 13 ⁽¹⁾	Bit 12 ⁽¹⁾	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 ⁽²⁾	Bit 0 ⁽²⁾	All Resets
TRISG	02F0		TRISG	<15:12>		—	_		TRISC	6<9:6>		—	_		TRISC	G<3:0>		F3CF
PORTG	02F2		RG<1	5:12>		_	_		RG<	9:6>		_			RG<	<3:0>		xxxx
LATG	02F4		RG<15:12> LATG<15:12>			_	_		LATG	<9:6>		_			LATG	i<3:0>		xxxx
ODCG	02F6		ODG<	15:12>		_	—		ODG	<9:6>		_	_		ODG	<3:0>		0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices.

Note 1: These bits are unimplemented in 64-pin and 80-pin devices, read as '0'.

2: These bits are unimplemented in 64-pin devices, read as '0'.

TABLE 4-19: PAD CONFIGURATION REGISTER MAP (PADCFG1)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PADCFG1	02FC	_	_				_	_	-		-	-	_	_	-		PMPTTL	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-20: ADC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300							ADC Data	Buffer 0/Thr	eshold for Cl	hannel 0							xxxx
ADC1BUF1	0302							ADC Data	Buffer 1/Thr	eshold for Cl	hannel 1							xxxx
ADC1BUF2	0304							ADC Data	Buffer 2/Thr	eshold for Cl	hannel 2							xxxx
ADC1BUF3	0306							ADC Data	Buffer 3/Thr	eshold for Cl	hannel 3							xxxx
ADC1BUF4	0308							ADC Data	Buffer 4/Thr	eshold for Cl	hannel 4							xxxx
ADC1BUF5	030A							ADC Data	Buffer 5/Thr	eshold for Cl	hannel 5							xxxx
ADC1BUF6	030C							ADC Data	Buffer 6/Thr	eshold for Cl	hannel 6							xxxx
ADC1BUF7	030E							ADC Data	Buffer 7/Thr	eshold for Cl	hannel 7							xxxx
ADC1BUF8	0310							ADC Data	Buffer 8/Thr	eshold for Cl	hannel 8							xxxx
ADC1BUF9	0312							ADC Data	Buffer 9/Thr	eshold for Cl	hannel 9							xxxx
ADC1BUF10	0314		ADC Data Buffer 10/Threshold for Channel 10 ADC Data Buffer 11/Threshold for Channel 11 ADC Data Buffer 12/Threshold for Channel 12															xxxx
ADC1BUF11	0316		ADC Data Buffer 11/Threshold for Channel 11 ADC Data Buffer 12/Threshold for Channel 12															xxxx
ADC1BUF12	0318																	xxxx
ADC1BUF13	031A		ADC Data Buffer 12/Threshold for Channel 12 ADC Data Buffer 13/Threshold for Channel 13/Threshold for Channel 0 in Windowed Compare															xxxx
ADC1BUF14	031C																	xxxx
ADC1BUF15	031E					ADC Data E	Suffer 15/Thr	eshold for C	hannel 15/T	nreshold for	Channel 2 ir	n Windowed	Compare					xxxx
ADC1BUF16	0320					ADC Data Bu	uffer 16/Thre	shold for Ch	annel 16/Th	reshold for C	Channel 3 in	Windowed (Compare ⁽¹⁾					xxxx
ADC1BUF17	0322					ADC Data Bu	uffer 17/Thre	shold for Ch	annel 17/Th	reshold for C	Channel 4 in	Windowed (Compare ⁽¹⁾					xxxx
ADC1BUF18	0324					ADC Data Bu	uffer 18/Thre	shold for Ch	annel 18/Th	reshold for C	Channel 5 in	Windowed (Compare ⁽¹⁾					xxxx
ADC1BUF19	0326					ADC Data Bu												xxxx
ADC1BUF20	0328					ADC Data Bu	uffer 20/Thre	shold for Ch	annel 20/Th	reshold for C	Channel 7 in	Windowed (Compare ⁽¹⁾					xxxx
ADC1BUF21	032A					ADC Data Bu	uffer 21/Thre	shold for Ch	annel 21/Th	reshold for C	Channel 8 in	Windowed (Compare ⁽¹⁾					xxxx
ADC1BUF22	032C					ADC Data Bu	uffer 22/Thre	shold for Ch	annel 22/Th	reshold for C	Channel 9 in	Windowed (Compare ⁽¹⁾					xxxx
ADC1BUF23	032E					ADC Data Bu	ffer 23/Thres	shold for Cha	annel 23/Thr	eshold for C	hannel 10 ir	Windowed	Compare ⁽¹⁾					xxxx
ADC1BUF24	0330					ADC Data B	uffer 24/Thre	eshold for Ch	nannel 24/Th	reshold for (Channel 11 i	n Windowed	Compare					xxxx
ADC1BUF25	0332		-	_		ADC Data B	uffer 25/Thre	eshold for Ch	nannel 25/Th	reshold for (Channel 12 i	n Windowed	Compare		-		-	xxxx
AD1CON1	0340	ADON	—	ADSIDL	DMABM	DMAEN	MODE12	FORM1	FORM0	SSRC3	SSRC2	SSRC1	SSRC0	—	ASAM	SAMP	DONE	0000
AD1CON2	0342	PVCFG1	PVCFG0	NVCFG0	OFFCAL	BUFREGEN	CSCNA	_	_	BUFS	SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	0000
AD1CON3	0344	ADRC	EXTSAM	PUMPEN	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS	0348	CH0NB2	CH0NB1	CH0NB0	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA2	CH0NA1	CH0NA0	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1CSSH	034E	—							C	SS<30:16>								0000
AD1CSSL	0350								CSS<1	5:0>								0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 64-pin and 80-pin devices, read as '0'.

TABLE 4-20: ADC REGISTER MAP (CONTINUED)

					(- /												
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
AD1CON4	0352			—	_	_	_	—	_	-	_	_	-		DMABL2	DMABL1	DMABL0	0000
AD1CON5	0354	ASEN																0000
AD1CHITH	0356	_	- <u>- </u>															0000
AD1CHITL	0358								CHH<1	5:0>								0000
AD1CTMENH	0360	_							CT	MEN<30:16	>							0000
AD1CTMENL	0362								CTMEN<	<15:0>								0000
AD1DMBUF	0364						(Conversion [Data Buffer (I	Extended Bu	uffer mode)							xxxx
1 1																		

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 64-pin and 80-pin devices, read as '0'.

TABLE 4-21: CTMU REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CTMUCON1	035A	CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG			_	_		_	_	-	0000
CTMUCON2	035C	EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0			0000
CTMUICON	035E	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0		-	_	_		—	—	_	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-22: ANALOG CONFIGURATION REGISTER MAP⁽⁴⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ANCFG	04DE	_		—	-	_		_					—	—	VBG6EN	VBG2EN	VBGEN	0000
ANSA	04E0	_		_		_	ANSA<	10:9> (3)		ANSA<	<7:6>(1)		_	—	—	_	—	00C0
ANSB	04E2								ANSB<	:15:0>								FFFF
ANSC	04E4	_		_		_		_					ANSC4 ⁽¹⁾	—	—	_		0010
ANSD	04E6	_	_	_	_	ANSD	<11:10>	_	_	ANSD	<7:6>	_	_	_	_	_	_	0000
ANSE	04E8	_		_		_		ANSE9(2)			ANSE	<7:4>		—	—	_	—	02F0
ANSG	04EC	_		_	_	_			ANSO	<9:6>		_	_	_	_	_	_	03C0

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 64-pin and 80-pin devices, read as '0'.

2: This bit is unimplemented in 64-pin devices. In 80-pin devices, this bit needs to be cleared to get digital functionality on RE9.

3: These bits are unimplemented in 64-pin devices.

4: ANSA, ANSB, ANSC, ANSD, ANSE and ANSG registers are used to configure the pins as analog or digital. Implemented bits in these registers indicate the analog pins on these ports.

TABLE 4-23: DMA REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMACON	0380	DMAEN		—	_	_	_	—	_	—	_	—	_	—	—	_	PRSSEL	0000
DMABUF	0382								DMA Trans	fer Data Buff	fer							0000
DMAL	0384								DMA High	Address Lin	nit							0000
DMAH	0386								DMA Low	Address Lim	it							0000
DMACH0	0388	_	—	—	—	_	NULLW	RELOAD	CHREQ	SAMODE1	SAMODE0	DAMODE1	DAMODE0	TRMODE1	TRMODE0	SIZE	CHEN	0000
DMAINT0	038A	DBUFWF	_	CHSEL5	CHSEL4	CHSEL3	CHSEL2	CHSEL1	CHSEL0	HIGHIF	LOWIF	DONEIF	HALFIF	OVRUNIF	_	—	HALFEN	0000
DMASRC0	038C							DN	IA Channel	0 Source Ad	dress							0000
DMADST0	038E							DMA	Channel 0	Destination A	Address							0000
DMACNT0	0390							DM	A Channel C	Transaction	Count							0001
DMACH1	0392	_	_	_	_	_	NULLW	RELOAD	CHREQ	SAMODE1	SAMODE0	DAMODE1	DAMODE0	TRMODE1	TRMODE0	SIZE	CHEN	0000
DMAINT1	0394	DBUFWF	_	CHSEL5	CHSEL4	CHSEL3	CHSEL2	CHSEL1	CHSEL0	HIGHIF	LOWIF	DONEIF	HALFIF	OVRUNIF	_	_	HALFEN	0000
DMASRC1	0396		DMA Channel 1 Source Address DMA Channel 1 Destination Address															0000
DMADST1	0398		DMA Channel 1 Source Address															0000
DMACNT1	039A		DMA Channel 1 Source Address DMA Channel 1 Destination Address DMA Channel 1 Transaction Count															0001
DMACH2	039C	_	DMA Channel 1 Destination Address DMA Channel 1 Transaction Count — — — MULLW RELOAD CHREQ SAMODE1 SAMODE1 DAMODE0 TRMODE1 TRMODE0 SIZE C															0000
DMAINT2	039E	DBUFWF	DMA Channel 1 Transaction Count — — — NULLW RELOAD CHREQ SAMODE1 SAMODE1 DAMODE0 TRMODE1 TRMODE0 SIZE C															0000
DMASRC2	03A0							DN	A Channel	2 Source Ad	dress			•			•	0000
DMADST2	03A2							DMA	Channel 2	Destination A	Address							0000
DMACNT2	03A4							DM	A Channel 2	? Transaction	Count							0001
DMACH3	03A6	_	_	_	_	_	NULLW	RELOAD	CHREQ	SAMODE1	SAMODE0	DAMODE1	DAMODE0	TRMODE1	TRMODE0	SIZE	CHEN	0000
DMAINT3	03A8	DBUFWF	_	CHSEL5	CHSEL4	CHSEL3	CHSEL2	CHSEL1	CHSEL0	HIGHIF	LOWIF	DONEIF	HALFIF	OVRUNIF		_	HALFEN	0000
DMASRC3	03AA							DN	A Channel	3 Source Ad	dress			1				0000
DMADST3	03AC							DMA	Channel 3	Destination A	Address							0000
DMACNT3	03AE							DM	A Channel 3	3 Transaction	Count							0001
DMACH4	03B0	_	_	_	_	_	NULLW	RELOAD	CHREQ	SAMODE1	SAMODE0	DAMODE1	DAMODE0	TRMODE1	TRMODE0	SIZE	CHEN	0000
DMAINT4	03B2	DBUFWF	_	CHSEL5	CHSEL4	CHSEL3	CHSEL2	CHSEL1	CHSEL0	HIGHIF	LOWIF	DONEIF	HALFIF	OVRUNIF	_	_	HALFEN	0000
DMASRC4	03B4							DN	IA Channel	4 Source Ad	dress			1				0000
DMADST4	03B6							DMA	Channel 4	Destination A	Address							0000
DMACNT4	03B8							DM	A Channel 4	Transaction	Count							0001
DMACH5	03BA	_	_	_	_	_	NULLW	RELOAD	CHREQ	SAMODE1	SAMODE0	DAMODE1	DAMODE0	TRMODE1	TRMODE0	SIZE	CHEN	0000
DMAINT5	03BC	DBUFWF	_	_	CHSEL4	CHSEL3	CHSEL2	CHSEL1	CHSEL0	HIGHIF	LOWIF	DONEIF	HALFIF	OVRUNIF	_	_	HALFEN	-
DMASRC5	03BE	1								5 Source Ad			· · · ·	ļ <u> </u>	1		ļ	0000
DMADST5	03C0							DMA	Channel 5	Destination A	Address							0000
	03C2							DM	A Channel F	Transaction	Count							0001

TABLE 4-24: LCD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
LCDREG	0580	CPEN	_	_				_	_	_		BIAS2	BIAS1	BIAS0	MODE13	CKSEL1	CKSEL0	0000
LCDREF	0582	LCDIRE	_	LCDCST2	LCDCST1	LCDCST0	VLCD3PE	VLCD2PE	VLCD1PE	LRLAP1	LRLAP0	LRLBP1	LRLBP0	_	LRLAT2	LRLAT1	LRLAT0	0000
LCDCON	0584	LCDEN	_	LCDSIDL	_	_	_	_	_	—	SLPEN	WERR	CS1	CS0	LMUX2	LMUX1	LMUX0	0000
LCDPS	0586	_	_	—	_	_	_	_	_	WFT	BIASMD	LCDA	WA	LP3	LP2	LP1	LP0	0000
LCDDATA0	0590	S15C0	S14C0	S13C0	S12C0	S11C0	S10C0	S09C0	S08C0	S07C0	S06C0	S05C0	S04C0	S03C0	S02C0	S01C0	S00C0	0000
LCDDATA1	0592	S31C0	S30C0	S29C0	S28C0	S27C0	S26C0	S25C0	S24C0	S23C0	S22C0	S21C0	S20C0	S19C0	S18C0	S17C0	S16C0	0000
LCDDATA2	0594	S47C0	S46C0 ⁽¹⁾	S45C0 ⁽¹⁾	S44C0 ⁽¹⁾	S43C0 ⁽¹⁾	S42C0 ⁽¹⁾	S41C0 ⁽¹⁾	S40C0 ⁽¹⁾	S39C0 ⁽¹⁾	S38C0 ⁽¹⁾	S37C0 ⁽¹⁾	S36C0 ⁽¹⁾	S35C0 ⁽¹⁾	S34C0 ⁽¹⁾	S33C0 ⁽¹⁾	S32C0 ⁽¹⁾	0000
LCDDATA3	0596	S63C0 ⁽²⁾	S62C0 ⁽²⁾	S61C0 ⁽²⁾	S60C0 ⁽²⁾	S59C0 ⁽²⁾	S58C0 ⁽²⁾	S57C0 ⁽²⁾	S56C0 ⁽²⁾	S55C0 ⁽²⁾	S54C0 ⁽²⁾	S53C0 ⁽²⁾	S52C0 ⁽²⁾	S51C0 ⁽²⁾	S50C0 ⁽¹⁾	S49C0 ⁽²⁾	S48C0	0000
LCDDATA4	0598	S15C1	S14C1	S13C1	S12C1	S11C1	S10C1	S09C1	S08C1	S07C1	S06C1	S05C1	S04C1	S03C1	S02C1	S01C1	S00C1	0000
LCDDATA5	059A	S31C1	S30C1	S29C1	S28C1	S27C1	S26C1	S25C1	S24C1	S23C1	S22C1	S21C1	S20C1	S19C1	S18C1	S17C1	S16C1	0000
LCDDATA6	059C	S47C1	S46C1 ⁽¹⁾	S45C1 ⁽¹⁾	S44C1 ⁽¹⁾	S43C1 ⁽¹⁾	S42C1 ⁽¹⁾	S41C1 ⁽¹⁾	S40C1 ⁽¹⁾	S39C1 ⁽¹⁾	S38C1 ⁽¹⁾	S37C1 ⁽¹⁾	S36C1 ⁽¹⁾	S35C1 ⁽¹⁾	S34C1 ⁽¹⁾	S33C1 ⁽¹⁾	S32C1 ⁽¹⁾	0000
LCDDATA7	059E	S63C1 ⁽²⁾	S62C1 ⁽²⁾	S61C1 ⁽²⁾	S60C1 ⁽²⁾	S59C1 ⁽²⁾	S58C1 ⁽²⁾	S57C1 ⁽²⁾	S56C1 ⁽²⁾	S55C1 ⁽²⁾	S54C1 ⁽²⁾	S53C1 ⁽²⁾	S52C1 ⁽²⁾	S51C1 ⁽²⁾	S50C1 ⁽¹⁾	S49C1 ⁽²⁾	S48C1	0000
LCDDATA8	05A0	S15C2	S14C2	S13C2	S12C2	S11C2	S10C2	S09C2	S08C2	S07C2	S06C2	S05C2	S04C2	S03C2	S02C2	S01C2	S00C2	0000
LCDDATA9	05A2	S31C2	S30C2	S29C2	S28C2	S27C2	S26C2	S25C2	S24C2	S23C2	S22C2	S21C2	S20C2	S19C2	S18C2	S17C2	S16C2	0000
LCDDATA10	05A4	S47C2	S46C2 ⁽¹⁾	S45C2 ⁽¹⁾	S44C2 ⁽¹⁾	S43C2 ⁽¹⁾	S42C2 ⁽¹⁾	S41C2 ⁽¹⁾	S40C2 ⁽¹⁾	S39C2 ⁽¹⁾	S38C2 ⁽¹⁾	S37C2 ⁽¹⁾	S36C2 ⁽¹⁾	S35C2 ⁽¹⁾	S34C2 ⁽¹⁾	S33C2 ⁽¹⁾	S32C2 ⁽¹⁾	0000
LCDDATA11	05A6	S63C2 ⁽²⁾	S62C2 ⁽²⁾	S61C2 ⁽²⁾	S60C2 ⁽²⁾	S59C2 ⁽²⁾	S58C2 ⁽²⁾	S57C2 ⁽²⁾	S56C2 ⁽²⁾	S55C2 ⁽²⁾	S54C2 ⁽²⁾	S53C2 ⁽²⁾	S52C2 ⁽²⁾	S51C2 ⁽²⁾	S50C2 ⁽¹⁾	S49C2 ⁽²⁾	S48C2	0000
LCDDATA12	05A8	S15C3	S14C3	S13C3	S12C3	S11C3	S10C3	S09C3	S08C3	S07C3	S06C3	S05C3	S04C3	S03C3	S02C3	S01C3	S00C3	0000
LCDDATA13	05AA	S31C3	S30C3	S29C3	S28C3	S27C3	S26C3	S25C3	S24C3	S23C3	S22C3	S21C3	S20C3	S19C3	S18C3	S17C3	S16C3	0000
LCDDATA14	05AC	S47C3	S46C3 ⁽¹⁾	S45C3 ⁽¹⁾	S44C3 ⁽¹⁾	S43C3 ⁽¹⁾	S42C3 ⁽¹⁾	S41C3 ⁽¹⁾	S40C3 ⁽¹⁾	S39C3 ⁽¹⁾	S38C3 ⁽¹⁾	S37C3 ⁽¹⁾	S36C3 ⁽¹⁾	S35C3 ⁽¹⁾	S34C3 ⁽¹⁾	S33C3 ⁽¹⁾	S32C3 ⁽¹⁾	0000
LCDDATA15	05AE	S63C3 ⁽²⁾	S62C3 ⁽²⁾	S61C3 ⁽²⁾	S60C3 ⁽²⁾	S59C3 ⁽²⁾	S58C3 ⁽²⁾	S57C3 ⁽²⁾	S56C3 ⁽²⁾	S55C3 ⁽²⁾	S54C3 ⁽²⁾	S53C3 ⁽²⁾	S52C3 ⁽²⁾	S51C3 ⁽²⁾	S50C3 ⁽¹⁾	S49C3 ⁽²⁾	S48C3	0000
LCDSE3	058E	SE63 ⁽²⁾	SE62 ⁽²⁾	SE61 ⁽²⁾	SE60 ⁽²⁾	SE59 ⁽²⁾	SE58 ⁽²⁾	SE57 ⁽²⁾	SE56 ⁽²⁾	SE55 ⁽²⁾	SE54 ⁽²⁾	SE53 ⁽²⁾	SE52 ⁽²⁾	SE51 ⁽²⁾	SE50 ⁽¹⁾	SE49 ⁽²⁾	SE48	0000
LCDSE2	058C	SE47	SE46 ⁽¹⁾	SE45 ⁽¹⁾	SE44 ⁽¹⁾	SE43 ⁽¹⁾	SE42 ⁽¹⁾	SE41 ⁽¹⁾	SE40 ⁽¹⁾	SE39 ⁽¹⁾	SE38 ⁽¹⁾	SE37 ⁽¹⁾	SE36 ⁽¹⁾	SE35 ⁽¹⁾	SE34 ⁽¹⁾	SE33 ⁽¹⁾	SE32 ⁽¹⁾	0000
LCDSE1	058A								SE<3	1:16>								0000
LCDSE0	0588		-	-					SE<	15:0>		-				-		0000
LCDDATA16	05B0	S15C4	S14C4	S13C4	S12C4	S11C4	S10C4	S09C4	S08C4	S07C4	S06C4	S05C4	S04C4	S03C4	S02C4	S01C4	S00C4	0000
LCDDATA17	05B2	S31C4	S30C4	S29C4	S28C4	S27C4	S26C4	S25C4	S24C4	S23C4	S22C4	S21C4	S20C4	S19C4	S18C4	S17C4	S16C4	0000
LCDDATA18	05B4	S47C4	S46C4 ⁽¹⁾	S45C4 ⁽¹⁾	S44C4 ⁽¹⁾	S43C4 ⁽¹⁾	S42C4 ⁽¹⁾	S41C4 ⁽¹⁾	S40C4 ⁽¹⁾	S39C4 ⁽¹⁾	S38C4 ⁽¹⁾	S37C4 ⁽¹⁾	S36C4 ⁽¹⁾	S35C4 ⁽¹⁾	S34C4 ⁽¹⁾	S33C4 ⁽¹⁾	S32C4 ⁽¹⁾	0000
LCDDATA19	05B6	S63C4 ⁽²⁾	S62C4 ⁽²⁾	S61C4 ⁽²⁾	S60C4 ⁽²⁾	S59C4 ⁽²⁾	S58C4 ⁽²⁾	S57C4 ⁽²⁾	S56C4 ⁽²⁾	S55C4 ⁽²⁾	S54C4 ⁽²⁾	S53C4 ⁽²⁾	S52C4 ⁽²⁾	S51C4 ⁽²⁾	S50C4 ⁽¹⁾	S49C4 ⁽²⁾	S48C4	0000
LCDDATA20	05B8	S15C5	S14C5	S13C5	S12C5	S11C5	S10C5	S09C5	S08C5	S07C5	S06C5	S05C5	S04C5	S03C5	S02C5	S01C5	S00C5	0000
LCDDATA21	05BA	S31C5	S30C5	S29C5	S28C5	S27C5	S26C5	S25C5	S24C5	S23C5	S22C5	S21C5	S20C5	S19C5	S18C5	S17C5	S16C5	0000
LCDDATA22	05BC	S47C5	S46C5 ⁽¹⁾	S45C5 ⁽¹⁾	S44C5 ⁽¹⁾	S43C5 ⁽¹⁾	S42C5 ⁽¹⁾	S41C5 ⁽¹⁾	S40C5 ⁽¹⁾	S39C5 ⁽¹⁾	S38C5 ⁽¹⁾	S37C5 ⁽¹⁾	S36C5 ⁽¹⁾	S35C5 ⁽¹⁾	S34C5 ⁽¹⁾	S33C5 ⁽¹⁾	S32C5 ⁽¹⁾	0000
LCDDATA23	05BE	S63C5 ⁽²⁾	S62C5 ⁽²⁾	S61C5 ⁽²⁾	S60C5 ⁽²⁾	S59C5 ⁽²⁾	S58C5 ⁽²⁾	S57C5 ⁽²⁾	S56C5 ⁽²⁾	S55C5 ⁽²⁾	S54C5 ⁽²⁾	S53C5 ⁽²⁾	S52C5 ⁽²⁾	S51C5 ⁽²⁾	S50C5 ⁽¹⁾	S49C5 ⁽²⁾	S48C5	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 64-pin devices, read as '0'.

2: These bits are unimplemented in 64-pin and 80-pin devices, devices, read as '0'.

TABLE 4-24: LCD REGISTER MAP (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
LCDDATA24	05C0	S15C6	S14C6	S13C6	S12C6	S11C6	S10C6	S09C6	S08C6	S07C6	S06C6	S05C6	S04C6	S03C6	S02C6	S01C6	S00C6	0000
LCDDATA25	05C2	S31C6	S30C6	S29C6	S28C6	S27C6	S26C6	S25C6	S24C6	S23C6	S22C6	S21C6	S20C6	S19C6	S18C6	S17C6	S16C6	0000
LCDDATA26	05C4	S47C6	S46C6 ⁽¹⁾	S45C6 ⁽¹⁾	S44C6 ⁽¹⁾	S43C6 ⁽¹⁾	S42C6 ⁽¹⁾	S41C6 ⁽¹⁾	S40C6 ⁽¹⁾	S39C6 ⁽¹⁾	S38C6 ⁽¹⁾	S37C6 ⁽¹⁾	S36C6 ⁽¹⁾	S35C6 ⁽¹⁾	S34C6 ⁽¹⁾	S33C6 ⁽¹⁾	S32C6 ⁽¹⁾	0000
LCDDATA27	05C6	S63C6 ⁽²⁾	S62C6 ⁽²⁾	S61C6 ⁽²⁾	S60C6 ⁽²⁾	S59C6 ⁽²⁾	S58C6 ⁽²⁾	S57C6 ⁽²⁾	S56C6 ⁽²⁾	S55C6 ⁽²⁾	S54C6 ⁽²⁾	S53C6 ⁽²⁾	S52C6 ⁽²⁾	S51C6 ⁽²⁾	S50C6 ⁽¹⁾	S49C6 ⁽²⁾	S48C6	0000
LCDDATA28	05C8	S15C7	S14C7	S13C7	S12C7	S11C7	S10C7	S09C7	S08C7	S07C7	S06C7	S05C7	S04C7	S03C7	S02C7	S01C7	S00C7	0000
LCDDATA29	05CA	S31C7	S30C7	S29C7	S28C7	S27C7	S26C7	S25C7	S24C7	S23C7	S22C7	S21C7	S20C7	S19C7	S18C7	S17C7	S16C7	0000
LCDDATA30	05CC	S47C7	S46C7 ⁽¹⁾	S45C7 ⁽¹⁾	S44C7 ⁽¹⁾	S43C7 ⁽¹⁾	S42C7 ⁽¹⁾	S41C7 ⁽¹⁾	S40C7 ⁽¹⁾	S39C7 ⁽¹⁾	S38C7 ⁽¹⁾	S37C7 ⁽¹⁾	S36C7 ⁽¹⁾	S35C7 ⁽¹⁾	S34C7 ⁽¹⁾	S33C7 ⁽¹⁾	S32C7 ⁽¹⁾	0000
LCDDATA31	05CE	S63C7 ⁽²⁾	S62C7 ⁽²⁾	S61C7 ⁽²⁾	S60C7 ⁽²⁾	S59C7 ⁽²⁾	S58C7 ⁽²⁾	S57C7 ⁽²⁾	S56C7 ⁽²⁾	S55C7 ⁽²⁾	S54C7 ⁽²⁾	S53C7 ⁽²⁾	S52C7 ⁽²⁾	S51C7 ⁽²⁾	S50C7 ⁽¹⁾	S49C7 ⁽²⁾	S48C7	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 64-pin devices, read as '0'.

2: These bits are unimplemented in 64-pin and 80-pin devices, devices, read as '0'.

TABLE 4-25: PARALLEL MASTER/SLAVE PORT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMCON1	0600	PMPEN	—	PSIDL	ADRMUX1	ADRMUX0	—	MODE1	MODE0	CSF1	CSF0	ALP	ALMODE	—	BUSKEEP	IRQM1	IRQM0	0000
PMCON2	0602	BUSY	_	ERROR	TIMEOUT	_	_	—	_	RADDR23	RADDR22	RADDR21	RADDR20	RADDR19	RADDR18	RADDR17	RADDR16	0000
PMCON3	0604	PTWREN	PTRDEN	PTBE1EN	PTBE0EN	_	AWAITM1	AWAITM0	AWAITE	_	PTEN22	PTEN21	PTEN20	PTEN19	PTEN18	PTEN17	PTEN16	0000
PMCON4	0606	PTEN15	PTEN14	PTEN13	PTEN12	PTEN11	PTEN10	PTEN9	PTEN8	PTEN7	PTEN6	PTEN5	PTEN4	PTEN3	PTEN2	PTEN1	PTEN0	0000
PMCS1CF	0608	CSDIS	CSP	CSPTEN	BEP	_	WRSP	RDSP	SM	ACKP	PTSZ1	PTSZ0	_	_	_	_	_	0000
PMCS1BS	060A	BASE23	BASE22	BASE21	BASE20	BASE19	BASE18	BASE17	BASE16	BASE15	_	_	_	BASE11	—	_	_	0200
PMCS1MD	060C	ACKM1	ACKM0	AMWAIT2	AMWAIT1	AMWAIT0	_	—	_	DWAITB1	DWAITB0	DWAITM3	DWAITM2	DWAITM1	DWAITM0	DWAITE1	DWAITE0	0000
PMCS2CF	060E	CSDIS	CSP	CSPTEN	BEP	_	WRSP	RDSP	SM	ACKP	PTSZ1	PTSZ0	_	_	_	_	_	0000
PMCS2BS	0610	BASE23	BASE22	BASE21	BASE20	BASE19	BASE18	BASE17	BASE16	BASE15	_	_	_	BASE11	—	_	_	0600
PMCS2MD	0612	ACKM1	ACKM0	AMWAIT2	AMWAIT1	AMWAIT0	_	—	_	DWAITB1	DWAITB0	DWAITM3	DWAITM2	DWAITM1	DWAITM0	DWAITE1	DWAITE0	0000
PMDOUT1	0614				Data Out Re	gister 1<15:8	>						Data Out Re	gister 1<7:0>	>			xxxx
PMDOUT2	0616				Data Out Re	gister 2<15:8	>						Data Out Re	gister 2<7:0>	`			xxxx
PMDIN1	0618				Data In Reg	ister 1<15:8>							Data In Reg	ister 1<7:0>				xxxx
PMDIN2	061A				Data In Reg	ister 2<15:8>							Data In Reg	ister 2<7:0>				xxxx
PMSTAT	061C	IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E	008F

TABLE 4-26: REAL-TIME CLOCK AND CALENDAR (RTCC) REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620						Alarm Va	alue Register	Window Base	ed on ALRI	MPTR<1:0	>						xxxx
ALCFGRPT	0622	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	0000
RTCVAL	0624						RTCC \	/alue Registe	r Window Bas	sed on RTC	CPTR<1:0>							xxxx
RCFGCAL	0626	RTCEN	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	Note 1
RTCPWC	0628	PWCEN	PWCPOL	PWCPRE	PWSPRE	RTCLK1	RTCLK0	RTCOUT1	RTCOUT0	_	_	_	_	_	_	_		Note 1

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The status of the RCFGCAL and RTCPWR registers on POR is '0000', and on other Resets, it is unchanged.

TABLE 4-27: DATA SIGNAL MODULATOR (DSM) REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
MDCON	062A	MDEN		MDSIDL	_	_				—	MDOE	MDSLR	MDOPOL	_			MDBIT	0020
MDSRC	062C	_	_	—	_	—	—	_	_	SODIS	_	—	—	MS3	MS2	MS1	MS0	000x
MDCAR	062E	CHODIS	CHPOL	CHSYNC	_	CH3	CH2	CH1	CH0	CLODIS	CLPOL	CLSYNC	—	CL3	CL2	CL1	CL0	0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-28: COMPARATORS REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT	0630	CMIDL	—	—			C3EVT	C2EVT	C1EVT		—		—		C3OUT	C2OUT	C10UT	0000
CVRCON	0632	_	_	_	_	_	CVREFP	CVREFM1	CVREFM0	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000
CM1CON	0634	CON	COE	CPOL	_	_	_	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000
CM2CON	0636	CON	COE	CPOL	_	_	_	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000
CM3CON	0638	CON	COE	CPOL	_	_	_	CEVT	COUT	EVPOL1	EVPOL0	—	CREF	_	_	CCH1	CCH0	0000

TABLE 4-29: CRC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CRCCON1	0640	CRCEN	_	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0	CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN		_	_	0040
CRCCON2	0642	—	_		DWIDTH4	DWIDTH3	DWIDTH2	DWIDTH1	DWIDTH0	_	_	_	PLEN4	PLEN3	PLEN2	PLEN1	PLEN0	0000
CRCXORL	0644												0000					
CRCXORH	0646												0000					
CRCDATL	0648							CRO	C Data Input	Register Lo	w							0000
CRCDATH	064A		CRC Data Input Register High 00										0000					
CRCWDATL	064C		CRC Result Register Low 000										0000					
CRCWDATH	064E													0000				

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-30: PERIPHERAL PIN SELECT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	0680	_	_	INT1R5	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0	_	—	—	—	—	—	—	—	3F3F
RPINR1	0682	_	_	INT3R5	INT3R4	INT3R3	INT3R2	INT3R1	INT3R0	—	_	INT2R5	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0	3F3F
RPINR2	0684	_	_	_	_	_	_	_	—	—	_	INT4R5	INT4R4	INT4R3	INT4R2	INT4R1	INT4R0	3F3F
RPINR3	0686	_	_	T3CKR5	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0	—	_	T2CKR5	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0	3F3F
RPINR4	0688	_	_	T5CKR5	T5CKR4	T5CKR3	T5CKR2	T5CKR1	T5CKR0	—	_	T4CKR5	T4CKR4	T4CKR3	T4CKR2	T4CKR1	T4CKR0	3F3F
RPINR7	068E	_	_	IC2R5	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0	—	_	IC1R5	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0	3F3F
RPINR8	0690	_	_	IC4R5	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0	—	_	IC3R5	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0	3F3F
RPINR9	0692	_	_	IC6R5	IC6R4	IC6R3	IC6R2	IC6R1	IC6R0	—	_	IC5R5	IC5R4	IC5R3	IC5R2	IC5R1	IC5R0	3F3F
RPINR10	0694	_	_	_	_	_	_	_	—	—	_	IC7R5	IC7R4	IC7R3	IC7R2	IC7R1	IC7R0	003F
RPINR11	0696	_	_	OCFBR5	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0	—	_	OCFAR5	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0	3F3F
RPINR17	06A2	_	_	U3RXR5	U3RXR4	U3RXR3	U3RXR2	U3RXR1	U3RXR0	—	_	_	_	_	_	_	_	3F00
RPINR18	06A4	_	_	U1CTSR5	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0	—	_	U1RXR5	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0	3F3F
RPINR19	06A6	_	_	U2CTSR5	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0	—	_	U2RXR5	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0	3F3F
RPINR20	06A8	_	_	SCK1R5	SCK1R4	SCK1R3	SCK1R2	SCK1R1	SCK1R0	—	_	SDI1R5	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0	3F3F
RPINR21	06AA		_	U3CTSR5	U3CTSR4	U3CTSR3	U3CTSR2	U3CTSR1	U3CTSR0	_	_	SS1R5	SS1R4	SS1R3	SS1R2	SS1R1	SS1R0	3F3F
RPINR22	06AC	_	_	SCK2R5	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0	—		SDI2R5	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0	3F3F
RPINR23	06AE	_	-	T1CKR5	T1CKR4	T1CKR3	T1CKR2	T1CKR1	T1CKR0	_		SS2R5	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0	003F
RPINR27	06B6	_	-	U4CTSR5	U4CTSR4	U4CTSR3	U4CTSR2	U4CTSR1	U4CTSR0	_		U4RXR5	U4RXR4	U4RXR3	U4RXR2	U4RXR1	U4RXR0	3F3F
RPINR30	06BC	_	_	—	_	—	_	_	—	—		MDMIR5	MDMIR4	MDMIR3	MDMIR2	MDMIR1	MDMIR0	003F
RPINR31	06BE	_	-	MDC2R5	MDC2R4	MDC2R3	MDC2R2	MDC2R1	MDC2R0	_		MDC1R5	MDC1R4	MDC1R3	MDC1R2	MDC1R1	MDC1R0	3F3F

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 64-pin devices, read as '0'.

2: These bits are unimplemented in 64-pin and 80-pin devices, read as '0'.

TABLE 4-30: PERIPHERAL PIN SELECT REGISTER MAP (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	_	—	RP1R5	RP1R4	RP1R3	RP1R2	RP1R1	RP1R0	_	—	RP0R5	RP0R4	RP0R3	RP0R2	RP0R1	RP0R0	0000
RPOR1	06C2	_	_	RP3R5	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0	-	_	RP2R5	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0	0000
RPOR2	06C4	—	_	RP5R5 ⁽¹⁾	RP5R4 ⁽¹⁾	RP5R3 ⁽¹⁾	RP5R2 ⁽¹⁾	RP5R1 ⁽¹⁾	RP5R0 ⁽¹⁾	_	_	RP4R5	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0	0000
RPOR3	06C6	—	_	RP7R5	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0	_	_	RP6R5	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0	0000
RPOR4	06C8	_	_	RP9R5	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0		_	RP8R5	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0	0000
RPOR5	06CA	_	_	RP11R5	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0	-	_	RP10R5	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0	0000
RPOR6	06CC	—	_	RP13R5	RP13R4	RP13R3	RP13R2	RP13R1	RP13R0	_	_	RP12R5	RP12R4	RP12R3	RP12R2	RP12R1	RP12R0	0000
RPOR7	06CE	—	_	RP15R5 ⁽¹⁾	RP15R4 ⁽¹⁾	RP15R3 ⁽¹⁾	RP15R2 ⁽¹⁾	RP15R1 ⁽¹⁾	RP15R0 ⁽¹⁾	_	_	RP14R5	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0	0000
RPOR8	06D0	_	_	RP17R5	RP17R4	RP17R3	RP17R2	RP17R1	RP17R0		_	RP16R5	RP16R4	RP16R3	RP16R2	RP16R1	RP16R0	0000
RPOR9	06D2	—	_	RP19R5	RP19R4	RP19R3	RP19R2	RP19R1	RP19R0	_	_	RP18R5	RP18R4	RP18R3	RP18R2	RP18R1	RP18R0	0000
RPOR10	06D4	_	_	RP21R5	RP21R4	RP21R3	RP21R2	RP21R1	RP21R0		_	RP20R5	RP20R4	RP20R3	RP20R2	RP20R1	RP20R0	0000
RPOR11	06D6	_	_	RP23R5	RP23R4	RP23R3	RP23R2	RP23R1	RP23R0		_	RP22R5	RP22R4	RP22R3	RP22R2	RP22R1	RP22R0	0000
RPOR12	06D8	_	_	RP25R5	RP25R4	RP25R3	RP25R2	RP25R1	RP25R0		_	RP24R5	RP24R4	RP24R3	RP24R2	RP24R1	RP24R0	0000
RPOR13	06DA	—	_	RP27R5	RP27R4	RP27R3	RP27R2	RP27R1	RP27R0	_	_	RP26R5	RP26R4	RP26R3	RP26R2	RP26R1	RP26R0	0000
RPOR14	06DC	—	_	RP29R5	RP29R4	RP29R3	RP29R2	RP29R1	RP29R0	_	_	RP28R5	RP28R4	RP28R3	RP28R2	RP28R1	RP28R0	0000
RPOR15	06DE			RP31R5 ⁽²⁾	RP31R4 ⁽²⁾	RP31R3 ⁽²⁾	RP31R2 ⁽²⁾	RP31R1 ⁽²⁾	RP31R0 ⁽²⁾	_	_	RP30R5	RP30R4	RP30R3	RP30R2	RP30R1	RP30R0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 64-pin devices, read as '0'.

2: These bits are unimplemented in 64-pin and 80-pin devices, read as '0'.

TABLE 4-31: SYSTEM CONTROL (CLOCK AND RESET) REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	_	RETEN	—	DPSLP	CM	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	Note 1
OSCCON	0742	_	COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0	CLKLOCK	IOLOCK	LOCK	_	CF	POSCEN	SOSCEN	OSWEN	Note 2
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	RCDIV2	RCDIV1	RCDIV0	_	_	_	_	_	_	_	_	3100
OSCTUN	0748	_	_	_	_	_	_	_	_	_	_			TUN	<5:0>			0000
REFOCON	074E	ROEN	_	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	_	_	_	_	_	_	_	_	0000
HLVDCON	0756	HLVDEN	_	HLSIDL	_	_	_	_	_	VDIR	BGVST	IRVST	—	HLVDL3	HLVDL2	HLVDL1	HLVDL0	0000
RCON2	0762	_	_	_	_	_	_	_	_	_	_	_	r	VDDBOR	VDDPOR	VBPOR	VBAT	Note 1

Legend: — = unimplemented, read as '0'; r = reserved. Reset values are shown in hexadecimal.

Note 1: The Reset value of the RCON register is dependent on the type of Reset event. See Section 7.0 "Resets" for more information.

2: The Reset value of the OSCCON register is dependent on both the type of Reset event and the device configuration. See Section 9.0 "Oscillator Configuration" for more information.

TABLE 4-32: DEEP SLEEP REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DSCON	0758	DSEN	—	_	_		_	_	_	_	_	_	_	_	r	DSBOR	RELEASE	0000 (1)
DSWAKE	075A	_	_	<u>-</u> <u>-</u> <u>-</u> <u>-</u> <u>-</u> <u>DSINT0</u> <u>DSFLT</u> <u>-</u> <u>-</u> <u>DSWDT</u> <u>DSRTCC</u> <u>DSMCLR</u> <u>-</u> <u>-</u> <u>0000⁽¹⁾</u>														
DSGPR0	075C		Deep Sleep Semaphore Data 0 0000 ⁽¹⁾									0000(1)						
DSGPR1	075E												0000 (1)					

Legend: — = unimplemented, read as '0'; r = reserved. Reset values are shown in hexadecimal.

Note 1: These registers are only reset on a VDD POR event.

TABLE 4-33: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR		_	_	_	_	_	ERASE	—		NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000 (1)
NVMKEY	0766	—	_	_		_	_	_	—			1	VMKEY R	egister<7:0	>			0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The Reset value shown is for POR only. The value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 4-34: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	_			I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_		ADC1MD	0000
PMD2	0772	_	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	_	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	_	_	_	_	DSMMD	CMPMD	RTCCMD	PMPMD	CRCMD	_	_	_	U3MD	_	I2C2MD	_	0000
PMD4	0776	_		_		—		—	—		UPWMMD	U4MD	_	REFOMD	CTMUMD	LVDMD	—	0000
PMD6	077A	_		_		—		—	—		LCDMD	_	_	_	—	-	SPI3MD	0000
PMD7	077C	_	_	_	_	_	_	_	_	_	_	DMA1MD	DMA0MD	_	_	_	_	0000

4.2.5 EXTENDED DATA SPACE (EDS)

The Extended Data Space (EDS) allows PIC24F devices to address a much larger range of data than would otherwise be possible with a 16-bit address range. EDS includes any additional internal data memory not directly accessible by the lower 32-Kbyte data address space, and any external memory through EPMP.

In addition, EDS also allows read access to the program memory space. This feature is called Program Space Visibility (PSV) and is discussed in detail in Section 4.3.3 "Reading Data from Program Memory Using EDS".

Figure 4-4 displays the entire EDS space. The EDS is organized as pages, called EDS pages, with one page equal to size of the EDS window (32 Kbytes). A particular EDS page is selected through the Data Space Read register (DSRPAG) or Data Space Write register (DSWPAG). For PSV, only the DSRPAG register is used. The combination of the DSRPAG register value and the 16-bit wide data address forms a 24-bit Effective Address (EA). The data addressing range of PIC24FJ128GA310 family devices depends on the version of the Enhanced Parallel Master Port implemented on a particular device; this is in turn a function of device pin count. Table 4-35 lists the total memory accessible by each of the devices in this family. For more details on accessing external memory using EPMP, refer to "Enhanced Parallel Master Port (EPMP)" (DS39730) in the "dsPIC33/PIC24 Family Reference Manual".

TABLE 4-35:	TOTAL ACCESSIBLE DATA
	MEMORY

Family	Internal RAM	External RAM Access Using EPMP
PIC24FJXXXGA310	8K	Up to 16 MB
PIC24FJXXXGA308	8K	Up to 64K
PIC24FJXXXGA306	8K	Up to 64K

Note: Accessing Page 0 in the EDS window will generate an address error trap as Page 0 is the base data memory (data locations, 0800h to 7FFFh, in the lower Data Space).



FIGURE 4-4: EXTENDED DATA SPACE

4.2.5.1 Data Read from EDS

In order to read the data from the EDS space, first, an Address Pointer is set up by loading the required EDS page number into the DSRPAG register and assigning the offset address to one of the W registers. Once the above assignment is done, the EDS window is enabled by setting bit 15 of the Working register assigned with the offset address; then, the contents of the pointed EDS location can be read.

Figure 4-5 illustrates how the EDS space address is generated for read operations.

When the Most Significant bit (MSb) of EA is '1' and DSRPAG<9> = 0, the lower 9 bits of DSRPAG are concatenated to the lower 15 bits of EA to form a 24-bit EDS space address for read operations.

Example 4-1 shows how to read a byte, word and double-word from EDS.

Note: All read operations from EDS space have an overhead of one instruction cycle. Therefore, a minimum of two instruction cycles are required to complete an EDS read. EDS reads under the REPEAT instruction: the first two accesses take three cycles and the subsequent accesses take one cycle.



FIGURE 4-5: EDS ADDRESS GENERATION FOR READ OPERATIONS

EXAMPLE 4-1: EDS READ CODE IN ASSEMBLY

```
; Set the EDS page from where the data to be read
             #0x0002, w0
   mov
              w0, DSRPAG
                            ;page 2 is selected for read
   mov
              #0x0800, w1 ;select the location (0x800) to be read
   mov
   bset
             w1, #15
                           ;set the MSB of the base address, enable EDS mode
;Read a byte from the selected location
   mov.b [w1++], w2 ;read Low byte
             [w1++], w3
   mov.b
                            ;read High byte
;Read a word from the selected location
   mov
             [w1], w2
                           ;
;Read Double - word from the selected location
   mov.d
             [w1], w2
                           ;two word read, stored in w2 and w3
```

4.2.5.2 Data Write into EDS

In order to write data to EDS space, such as in EDS reads, an Address Pointer is set up by loading the required EDS page number into the DSWPAG register, and assigning the offset address to one of the W registers. Once the above assignment is done, then the EDS window is enabled by setting bit 15 of the Working register assigned with the offset address and the accessed location can be written.

Figure 4-2 illustrates how the EDS space address is generated for write operations.

When the MSbs of EA are '1', the lower 9 bits of DSWPAG are concatenated to the lower 15 bits of EA to form a 24-bit EDS address for write operations. Example 4-2 shows how to write a byte, word and double-word to EDS.

The Page registers (DSRPAG/DSWPAG) do not update automatically while crossing a page boundary, when the rollover happens from 0xFFFF to 0x8000.

While developing code in assembly, care must be taken to update the Page registers when an Address Pointer crosses the page boundary. The 'C' compiler keeps track of the addressing and increments or decrements the Page registers accordingly while accessing contiguous data memory locations.

Note 1: All write operations to EDS are executed in a single cycle.

- 2: Use of Read/Modify/Write operation on any EDS location under a REPEAT instruction is not supported. For example, BCLR, BSW, BTG, RLC f, RLNC f, RRC f, RRNC f, ADD f, SUB f, SUBR f, AND f, IOR f, XOR f, ASR f, ASL f.
- **3:** Use the DSRPAG register while performing Read/Modify/Write operations.

FIGURE 4-6: EDS ADDRESS GENERATION FOR WRITE OPERATIONS



EXAMPLE 4-2: EDS WRITE CODE IN ASSEMBLY

```
; Set the EDS page where the data to be written
          #0x0002, w0
   mov
                         ;page 2 is selected for write
   mov
          w0, DSWPAG
          #0x0800, w1 ;select the location (0x800) to be written
   mov
   bset
          w1, #15
                       ;set the MSB of the base address, enable EDS mode
;Write a byte to the selected location
          #0x00A5, w2
   mov
          #0x003C, w3
   mov
   mov.b w2, [w1++]
                         ;write Low byte
   mov.b w3, [w1++]
                         ;write High byte
;Write a word to the selected location
   mov #0x1234, w2 ;
          w2, [w1]
                         ;
   mov
;Write a Double - word to the selected location
          #0x1122, w2
   mov
   mov
          #0x4455, w3
   mov.d w2, [w1]
                         ;2 EDS writes
```

DSRPAG (Data Space Read Register)	DSWPAG (Data Space Write Register)	Source/Destination Address while Indirect Addressing	24-Bit EA Pointing to EDS	Comment
x ⁽¹⁾	x ⁽¹⁾	0000h to 1FFFh	000000h to 001FFFh	Near Data Space ⁽²⁾
		2000h to 7FFFh	002000h to 007FFFh	
001h	001h		008000h to 00FFFEh	
002h	002h		010000h to 017FFEh	
003h	003h		018000h to 0187FEh	
•	•	8000h to FFFFh	•	EPMP Memory Space
•	•	000011011111	•	
•	•		•	
•	•		•	
1FFh	1FFh		FF8000h to FFFFFEh	
000h	000h		Invalid Address	Address Error Trap ⁽³⁾

TABLE 4-36: EDS MEMORY ADDRESS WITH DIFFERENT PAGES AND ADDRESSES

Note 1: If the source/destination address is below 8000h, the DSRPAG and DSWPAG registers are not considered.

2: This Data Space can also be accessed by Direct Addressing.

3: When the source/destination address is above 8000h and DSRPAG/DSWPAG are '0', an address error trap will occur.

4.2.6 SOFTWARE STACK

Apart from its use as a Working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer (SSP). The pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-7. Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.

Note:	A PC push during exception processing
	will concatenate the SRL register to the
	MSB of the PC prior to the push.

The Stack Pointer Limit Value register (SPLIM), associated with the Stack Pointer, sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' as all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 2000h in RAM, initialize the SPLIM with the value, 1FFEh.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the SFR space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-7: CALL STACK FRAME



4.3 Interfacing Program and Data Memory Spaces

The PIC24F architecture uses a 24-bit-wide program space and 16-bit-wide Data Space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24F architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the Data Space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

4.3.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Memory Page Address register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the MSBs of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 10-bit Extended Data Space Read register (DSRPAG) is used to define a 16K word page in the program space. When the Most Significant bit (MSb) of the EA is '1', and the MSb (bit 9) of DSRPAG is '1', the lower 8 bits of DSRPAG are concatenated with the lower 15 bits of the EA to form a 23-bit program space address. The DSRPAG<8> bit decides whether the lower word (when bit is '0') or the higher word (when bit is '1') of program memory is mapped. Unlike table operations, this strictly limits remapping operations to the user memory area.

Table 4-37 and Figure 4-8 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a Data Space word.

Access Type	Access Space	Program Space Address				
		<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access (Code Execution)	User	0 PC<22:1>				0
		0xx xxxx xxxx xxxx xxxx xxx0				
TBLRD/TBLWT (Byte/Word Read/Write)	User	TBLPAG<7:0>		Data EA<15:0>		
		0xxx xxxx		xxxx xxxx xxxx xxxx		
	Configuration	TBLPAG<7:0>		Data EA<15:0>		
		1xxx xxxx		xxxx xxxx xxxx xxxx		
Program Space Visibility (Block Remap/Read)	User	0	DSRPAG<7:0> ⁽²⁾		Data EA<14:0> ⁽¹⁾	
		0	xxxx xxxx		xxx xxxx xxxx xxxx	

TABLE 4-37: PROGRAM SPACE ADDRESS CONSTRUCTION

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is DSRPAG<0>.

2: DSRPAG<9> is always '1' in this case. DSRPAG<8> decides whether the lower word or higher word of program memory is read. When DSRPAG<8> is '0', the lower word is read and when it is '1', the higher word is read.



DSRPAG<8> acts as word select. DSRPAG<9> should always be '1' to map program memory to data memory.
 The instructions, TBLRDH/TBLWTH/TBLRDL/TBLWTL, decide if the higher or lower word of program memory is accessed. TBLRDH/TBLWTH instructions access the higher word and TBLRDL/TBLWTL instructions access the lower word. Table Read operations are permitted in the configuration memory space.

4.3.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through Data Space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to Data Space addresses. Program memory can thus be regarded as two, 16-bit word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).
 In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when byte select is '1'; the lower byte is selected when it is '0'. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom' byte, will always be '0'. In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (byte select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are described in Section 6.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

Note: Only Table Read operations will execute in the configuration memory space where Device IDs are located. Table Write operations are not allowed.



4.3.3 READING DATA FROM PROGRAM MEMORY USING EDS

The upper 32 Kbytes of Data Space may optionally be mapped into any 16K word page of the program space. This provides transparent access of stored constant data from the Data Space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the Data Space occurs when the MSb of EA is '1' and the DSRPAG<9> is also '1'. The lower 8 bits of DSRPAG are concatenated to the Wn<14:0> bits to form a 23-bit EA to access program memory. The DSRPAG<8> decides which word should be addressed; when the bit is '0', the lower word and when '1', the upper word of the program memory is accessed.

The entire program memory is divided into 512 EDS pages, from 200h to 3FFh, each consisting of 16K words of data. Pages, 200h to 2FFh, correspond to the lower words of the program memory, while 300h to 3FFh correspond to the upper words of the program memory.

Using this EDS technique, the entire program memory can be accessed. Previously, the access to the upper word of the program memory was not supported.

Table 4-38provides the corresponding 23-bit EDSaddress for program memory with EDS page andsource addresses.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions will require one instruction cycle in addition to the specified execution time. All other instructions will require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

DSRPAG (Data Space Read Register)	Source Address while Indirect Addressing	23-Bit EA Pointing to EDS	Comment
200h		000000h to 007FFEh	Lower words of 4M program
•		•	instructions; (8 Mbytes) for
•		•	read operations only.
•		•	
2FFh		7F8000h to 7FFFFEh	
300h	8000h to FFFFh	000001h to 007FFFh	Upper words of 4M program
•		•	instructions (4 Mbytes remaining;
•		•	4 Mbytes are phantom bytes) for
•		•	read operations only.
3FFh		7F8001h to 7FFFFFh	
000h		Invalid Address	Address error trap ⁽¹⁾

TABLE 4-38:	EDS PROGRAM ADDRESS WITH DIFFERENT PAGES AND ADDRESSES

Note 1: When the source/destination address is above 8000h and DSRPAG/DSWPAG is '0', an address error trap will occur.

EXAMPLE 4-3: EDS READ CODE FROM PROGRAM MEMORY IN ASSEMBLY

```
; Set the EDS page from where the data to be read
          #0x0202, w0
   mov
                                    ;page 0x202, consisting lower words, is selected for read
          w0, DSRPAG
   mov
   mov
          #0x000A, w1
                                    ;select the location (0x0A) to be read
   bset
         w1. #15
                                    ;set the MSB of the base address, enable EDS mode
;Read a byte from the selected location
   mov.b [w1++], w2
                                    ;read Low byte
   mov.b [w1++], w3
                                    ;read High byte
;Read a word from the selected location
          [w1], w2
   mov
;Read Double - word from the selected location
   mov.d [w1], w2
                                    ;two word read, stored in w2 and w3
```




FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION TO ACCESS UPPER WORD



NOTES:

5.0 DIRECT MEMORY ACCESS CONTROLLER (DMA)

Note: This data sheet summarizes the features of the PIC24FJ128GA310 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Direct Memory Access Controller (DMA)" (DS39742) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The Direct Memory Access (DMA) controller is designed to service high data throughput peripherals operating on the SFR bus, allowing them to access data memory directly and alleviating the need for CPU intensive management. By allowing these data intensive peripherals to share their own data path, the main data bus is also deloaded, resulting in additional power savings.

The DMA controller functions both as a peripheral and a direct extension of the CPU. It is located on the microcontroller data bus, between the CPU and DMA enabled peripherals, with direct access to SRAM. This partitions the SFR bus into two buses, allowing the DMA controller access to the DMA capable peripherals located on the new DMA SFR bus. The controller serves as a master device on the DMA SFR bus, controlling data flow from DMA capable peripherals. The controller also monitors CPU instruction processing directly, allowing it to be aware of when the CPU requires access to peripherals on the DMA bus, and automatically relinquishing control to the CPU as needed. This increases the effective bandwidth for handling data without DMA operations, causing a processor stall. This makes the controller essentially transparent to the user.

The DMA controller has these features:

- Six multiple independent and independently programmable channels
- Concurrent operation with the CPU (no DMA caused Wait states)
- DMA bus arbitration
- Five Programmable Address modes
- · Four Programmable Transfer modes
- Four Flexible Internal Data Transfer modes
- · Byte or word support for data transfer
- 16-Bit Source and Destination Address register for each channel, dynamically updated and reloadable
- 16-Bit Transaction Count register, dynamically updated and reloadable
- · Upper and Lower Address Limit registers
- · Counter half-full level interrupt
- · Software triggered transfer
- Null Write mode for symmetric buffer operations

A simplified block diagram of the DMA controller is shown if Figure 5-1.

FIGURE 5-1: DMA FUNCTIONAL BLOCK DIAGRAM



5.1 Summary of DMA Operations

The DMA controller is capable of moving data between addresses according to a number of different parameters. Each of these parameters can be independently configured for any transaction; in addition, any or all of the DMA channels can independently perform a different transaction at the same time. Transactions are classified by these parameters:

- Source and destination (SFRs and data RAM)
- · Data size (byte or word)
- Trigger source
- Transfer mode (One-Shot, Repeated or Continuous)
- Addressing modes (fixed address or address blocks, with or without address increment/ decrement)

In addition, the DMA controller provides channel priority arbitration for all channels.

5.1.1 SOURCE AND DESTINATION

Using the DMA controller, data may be moved between any two addresses in the Data Space. The SFR space (0000h to 07FFh) or the data RAM space (0800h to FFFFh) can serve as either the source or the destination. Data can be moved between these areas in either direction, or between addresses in either area. The four different combinations are shown in Figure 5-2.

If it is necessary to protect areas of data RAM, the DMA controller allows the user to set upper and lower address boundaries for operations in the Data Space above the SFR space. The boundaries are set by the DMAH and DMAL Limit registers. If a DMA channel attempts an operation outside of the address boundaries, the transaction is terminated and an interrupt is generated.

5.1.2 DATA SIZE

The DMA controller can handle both 8-bit and 16-bit transactions. Size is user-selectable using the SIZE bit (DMACHx<1>). By default, each channel is configured for word-size transactions. When byte-size transactions are chosen, the LSb of the source and/or destination address determines if the data represents the upper or lower byte of the data RAM location.

5.1.3 TRIGGER SOURCE

The DMA controller can use any one of the device's 60 interrupt sources to initiate a transaction. The DMA trigger sources are listed in reverse order of their natural interrupt priority and are shown in Table 5-1.

Since the source and destination addresses for any transaction can be programmed independently of the trigger source, the DMA controller can use any trigger to perform an operation on any peripheral. This also allows DMA channels to be cascaded to perform more complex transfer operations.

5.1.4 TRANSFER MODE

The DMA controller supports four types of data transfers, based on the volume of data to be moved for each trigger.

- One-Shot: A single transaction occurs for each trigger.
- Continuous: A series of back-to-back transactions occur for each trigger; the number of transactions is determined by the DMACNTx transaction counter.
- Repeated One-Shot: A single transaction is performed repeatedly, once per trigger, until the DMA channel is disabled.
- Repeated Continuous: A series of transactions are performed repeatedly, one cycle per trigger, until the DMA channel is disabled.

All Transfer modes allow the option to have the source and destination addresses, and counter value automatically reloaded after the completion of a transaction. Repeated mode transfers do this automatically.

5.1.5 ADDRESSING MODES

The DMA controller also supports transfers between single addresses or address ranges. The four basic options are:

- · Fixed-to-Fixed: Between two constant addresses
- Fixed-to-Block: From a constant source address to a range of destination addresses
- Block-to-Fixed: From a range of source addresses to a single, constant destination address
- Block-to-Block: From a range to source addresses to a range of destination addresses

The option to select auto-increment or auto-decrement of source and/or destination addresses is available for Block Addressing modes.

In addition to the four basic modes, the DMA controller also supports Peripheral Indirect Addressing (PIA) mode, where the source or destination address is generated jointly by the DMA controller and a PIA capable peripheral. When enabled, the DMA channel provides a base source and/or destination address, while the peripheral provides a fixed-range offset address.

For PIC24FJ128GA310 family devices, the 12-bit ADC module is the only PIA capable peripheral. Details for its use in PIA mode are provided in Section 24.0 "12-Bit A/D Converter (ADC) with Threshold Scan".



5.1.6 CHANNEL PRIORITY

Each DMA channel functions independently of the others, but also competes with the others for access to the data and DMA buses. When access collisions occur, the DMA controller arbitrates between the channels using a user-selectable priority scheme. Two schemes are available:

- Round-Robin: When two or more channels collide, the lower numbered channel receives priority on the first collision. On subsequent collisions, the higher numbered channels each receive priority, based on their channel number.
- Fixed: When two or more channels collide, the lowest numbered channel always receives priority, regardless of past history.

5.2 Typical Setup

To set up a DMA channel for a basic data transfer:

- Enable the DMA controller (DMAEN = 1) and select an appropriate channel priority scheme by setting or clearing PRSSEL.
- 2. Program DMAH and DMAL with the appropriate upper and lower address boundaries for data RAM operations.
- 3. Select the DMA channel to be used and disable its operation (CHEN = 0).
- Program the appropriate source and destination addresses for the transaction into the channel's DMASRCx and DMADSTx registers. For PIA mode addressing, use the base address value.
- 5. Program the DMACNTx register for the number of triggers per transfer (One-Shot or Continuous modes), or the number of words (bytes) to be transferred (Repeated modes).
- 6. Set or clear the SIZE bit to select the data size.
- 7. Program the TRMODE<1:0> bits to select the Data Transfer mode.
- 8. Program the SAMODE<1:0> and DAMODE<1:0> bits to select the addressing mode.
- 9. Enable the DMA channel by setting CHEN.
- 10. Enable the trigger source interrupt.

5.3 Peripheral Module Disable

Unlike other peripheral modules, the channels of the DMA controller cannot be individually powered down using the Peripheral Module Disable (PMD) registers. Instead, the channels are controlled as two groups. The DMA0MD bit (PMD7<4>) selectively controls DMACH0 through DMACH3. The DMA1MD bit (PMD7<5>) controls DMACH4 and DMACH5. Setting both bits effectively disables the DMA controller.

5.4 Registers

The DMA controller uses a number of registers to control its operation. The number of registers depends on the number of channels implemented for a particular device.

There are always four module level registers (one control and three buffer/address):

- DMACON: DMA Control Register (Register 5-1)
- DMAH and DMAL: DMA High and Low Address Limit Registers
- DMABUF: DMA Transfer Data Buffer Register

Each of the DMA channels implements five registers (two control and three buffer/address):

- DMACHx: DMA Channel x Control Register (Register 5-2)
- DMAINTx: DMA Channel x Interrupt Register (Register 5-3)
- DMASRCx: DMA Channel x Source Address Register
- DMADSTx: DMA Channel x Destination Address Register
- DMACNTx: DMA Channel x Transaction Count Register

For PIC24FJ128GA310 family devices, there are a total of 34 registers.

REGISTER 5-1: DMACON: DMA ENGINE CONTROL REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
DMAEN	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	—	—	—	—	—	—	PRSSEL
bit 7						•	bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplem	nented bit, read	l as '0'		
-n = Value at POR '1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		

bit 15 DMAEN: DMA Module Enable bit

1 = Enables module

0 = Disables module and terminates all active DMA operation(s)

bit 14-1 Unimplemented: Read as '0'

bit 0 PRSSEL: Channel Priority Scheme Selection bit

1 = Round-robin scheme

0 = Fixed priority scheme

U-0	U-0	U-0	r-0	U-0	R/W-0	R/W-0	R/W-0	
_	_	_	r	—	NULLW	RELOAD ⁽¹⁾	CHREQ ⁽³⁾	
pit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SAMODE1	SAMODE0	DAMODE1	DAMODE0	TRMODE1	TRMODE0	SIZE	CHEN	
oit 7							bit	
Legend:		r = Reserved	bit					
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'		
-n = Value at	1 7							
		ta da Da a da a (o'					
bit 15-13	•	ted: Read as '	0					
bit 12	Reserved: M							
bit 11		ted: Read as '						
bit 10		Write Mode bit						
			ed to DMASRC	x for every writ	e to DMADST	K		
		ny write is initia	nt Reload bit ⁽¹⁾					
bit 9					releaded to th	eir previous va	luce upon th	
		ne next operation		k registers are		en previous va	lues upon tr	
				are not reload	ed on the start	of the next ope	eration ⁽²⁾	
bit 8			ware Request I					
			•		cleared upon c	completion of a	DMA transfe	
		request is pen		,				
bit 7-6	SAMODE<1:0>: Source Address Mode Selection bits							
	11 = DMASR	Cx is used in F	Peripheral Indire	ect Addressing	and remains u	nchanged		
			nted based on					
			ited based on the			mpletion		
			changed after a					
bit 5-4			Address Mode					
			eripheral Indire					
			nted based on t ted based on th					
			changed after a			Inpiction		
bit 3-2			ode Selection b					
	11 = Repeated Continuous 10 = Continuous							
	01 = Repeated One-Shot							
	00 = One-Sho	ot						
bit 1	SIZE: Data Si	ize Selection b	it					
	1 = Byte (8-b 0 = Word (16							
bit 0		Channel Enabl	e hit					
			nnel is enabled					
			nnel is disabled					
Note 1: Or	nly the original I	DMACNTx is re	equired to be st	ored to recove	r the original D	MASRCx and [MADSTx.	
	MASRCx, DMAI			ys reloaded in F	Repeated mode	transfers (DMA	CHx<2> = 1	
- •	-		· · ·· ··-					

3: The number of transfers executed while CHREQ is set depends on the configuration of TRMODE<1:0>.

REGISTER 5-3: DMAINTX: DMA CHANNEL x INTERRUPT REGISTER

R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DBUFWF ⁽¹⁾	—	CHSEL5	CHSEL4	CHSEL3	CHSEL2	CHSEL1	CHSEL0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
HIGHIF ^(1,2)		DONEIF ⁽¹⁾	HALFIF ⁽¹⁾	OVRUNIF ⁽¹⁾	_	_	HALFEN
bit 7				•••••			bit 0
Legend:							
R = Readabl	le bit	W = Writable I	oit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
 bit 15 DBUFWF: Buffered Data Write Flag bit⁽¹⁾ 1 = The contents of the DMA buffer have not been written to the location specified in DMADSTx or DMASRCx in Null Write mode 0 = The contents of the DMA buffer have been written to the location specified in DMADSTx or DMASRCx in Null Write mode 							
bit 14		ted: Read as '0					
bit 13-8	•	: DMA Channe		ction bits			
		for a complete					
bit 7				: Flag bit ^(1,2)			
	 HIGHIF: DMA High Address Limit Interrupt Flag bit^(1,2) 1 = The DMA channel has attempted to access an address higher than DMAH or the upper limit of the data RAM space 0 = The DMA channel has not invoked the high address limit interrupt 						
bit 6	LOWIF: DMA	Low Address L	imit Interrupt	Flag bit ^(1,2)			
	 1 = The DMA channel has attempted to access the DMA SFR address lower than DMAL, but above the SFR range (07FFh) 0 = The DMA channel has not invoked the low address limit interrupt 						
bit 5	DONEIF: DM	A Complete Op	eration Interru	ıpt Flag bit ⁽¹⁾			
	<u>If CHEN = 1</u> : 1 = The previous DMA session has ended with completion 0 = The current DMA session has not yet completed						
	<u>If CHEN = 0</u> : 1 = The previous DMA session has ended with completion 0 = The previous DMA session has ended without completion						
bit 4		A 50% Waterma					
		Tx has reached Tx has not reac					
bit 3	OVRUNIF: DI	MA Channel Ov	/errun Flag bit	(1)			
	 1 = The DMA channel is triggered while it is still completing the operation based on the previous trigger 0 = The overrun condition has not occurred 						
bit 2-1	Unimplemen	ted: Read as 'o)'				
bit 0	HALFEN: Ha	Ifway Completion	on Watermark	bit			
				x has reached in the transfer of the transfer		nt and is at com	pletion
	etting these flag esting for addres		-	-		r than DMAH o	r less than

2: Testing for address limit violations (DMASRCx or DMADSTx is either greater than DMAH or less than DMAL) is NOT done before the actual access.

CHSEL<5:0>	Trigger (Interrupt)	CHSEL<5:0>	Trigger (Interrupt)
000000	(Unimplemented)	100000	UART2 Transmit
000001	JTAG	100001	UART2 Receive
000001	LCD	100010	External Interrupt 2
000011	UART4 Transmit	100011	Timer5
000100	UART4 Receive	100100	Timer4
000100	UART4 Error	100101	Output Compare 4
000101	UART3 Transmit	100110	Output Compare 3
000110	UART3 Receive	100111	DMA Channel 2
001000	UART3 Error	101000	Input Capture 7
001001	CTMU Event	101001	External Interrupt 1
001010	HLVD	101010	Interrupt-on-Change
001011	CRC Done	101011	Comparators Event
001100	UART2 Error	101100	I2C1 Master Event
001101	UART1 Error	101101	I2C1 Slave Event
001110	RTCC	101110	DMA Channel 1
001111	DMA Channel 5	101111	A/D Converter
010000	External Interrupt 4	110000	UART1 Transmit
010001	External Interrupt 3	110001	UART1 Receive
010010	I2C2 Master Event	110010	SPI1 Event
010011	I2C2 Slave Event	110011	SPI1 Error
010100	DMA Channel 4	110100	Timer3
010101	EPMP	110101	Timer2
010110	Output Compare 7	110110	Output Compare 2
010111	Output Compare 6	110111	Input Capture 2
011000	Output Compare 5	111000	DMA Channel 0
011001	Input Capture 6	111001	Timer1
011010	Input Capture 5	111010	Output Compare 1
011011	Input Capture 4	111011	Input Capture 1
011100	Input Capture 3	111100	External Interrupt 0
011101	DMA Channel 3	111101	(Unimplemented)
011110	SPI2 Event	111110	(Unimplemented)
011111	SPI2 Error	111111	(Unimplemented)

TABLE 5-1: DMA TRIGGER SOURCES

6.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "Program Memory" (DS39715) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The PIC24FJ128GA310 family of devices contains internal Flash program memory for storing and executing application code. The program memory is readable, writable and erasable. The Flash can be programmed in four ways:

- In-Circuit Serial Programming[™] (ICSP[™])
- Run-Time Self-Programming (RTSP)
- JTAG
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FJ128GA310 family device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user may write program memory data in blocks of 64 instructions (192 bytes) at a time and erase program memory in blocks of 512 instructions (1536 bytes) at a time.

6.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the Table Read and Table Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 6-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 6-1: ADDRESSING FOR TABLE REGISTERS



6.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows (512 instructions) at a time and to program one row at a time. It is also possible to program single words.

The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using Table Writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.

To ensure that no data is corrupted during a write, any unused address should be programmed with FFFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

Note: Writing to a location multiple times without erasing is *not* recommended.

All of the Table Write operations are single-word writes (2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

6.3 JTAG Operation

The PIC24F family supports JTAG boundary scan. Boundary scan can improve the manufacturing process by verifying pin to PCB connectivity.

6.4 Enhanced In-Circuit Serial Programming

Enhanced In-Circuit Serial Programming uses an on-board bootloader, known as the Program Executive (PE), to manage the programming process. Using an SPI data frame format, the Program Executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

6.5 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 6-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 6.6 "Programming Operations"** for further details.

6.6 **Programming Operations**

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (Waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

REGISTER 6-1: NVMCON: FLASH MEMORY CONTROL REGISTER
--

R/S-0, HC ⁽¹⁾	R/W-0 ⁽¹⁾	R-0, HSC ⁽¹⁾	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
—	ERASE	—	—	NVMOP3 ⁽²⁾	NVMOP2 ⁽²⁾	NVMOP1 ⁽²⁾	NVMOP0 ⁽²⁾
bit 7 bit 0							

Legend:	S = Settable bit	HC = Hardware Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
HSC = Hardware Settable/Clearable bit				

bit 15	 WR: Write Control bit⁽¹⁾ 1 = Initiates a Flash memory program or erase operation; the operation is self-timed and the bit is cleared by hardware once the operation is complete 0 = Program or erase operation is complete and inactive 			
bit 14	WREN: Write Enable bit ⁽¹⁾			
	1 = Enables Flash program/erase operations0 = Inhibits Flash program/erase operations			
bit 13	WRERR: Write Sequence Error Flag bit ⁽¹⁾			
	 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally 			
bit 12-7	Unimplemented: Read as '0'			
bit 6	ERASE: Erase/Program Enable bit ⁽¹⁾			
	 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 			
bit 5-4	Unimplemented: Read as '0'			
bit 3-0	NVMOP<3:0>: NVM Operation Select bits ^(1,2)			
	 1111 = Memory bulk erase operation (ERASE = 1) or no operation (ERASE = 0)⁽³⁾ 0011 = Memory word program operation (ERASE = 0) or no operation (ERASE = 1) 0010 = Memory page erase operation (ERASE = 1) or no operation (ERASE = 0) 0001 = Memory row program operation (ERASE = 0) or no operation (ERASE = 1) 			
	These bits can only be reset on a Power-on Reset. All other combinations of NVMOP<3:0> are unimplemented.			

3: Available in ICSP[™] mode only; refer to the device programming specification.

6.6.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time. To do this, it is necessary to erase the 8-row erase block containing the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 6-1):
 - a) Set the NVMOPx bits (NVMCON<3:0>) to ⁽⁰⁰¹⁰⁾ to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the block to be erased into the TBLPAG and W registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 6-3).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOPx bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 55h to NVMKEY.
 - c) Write AAh to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- 6. Repeat Steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 6-4.

EXAMPLE 6-1: ERASING A PROGRAM MEMORY BLOCK (ASSEMBLY LANGUAGE CODE)

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize Program Memory (PM) Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA<15:0> pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV.B #0x55, W0	
MOV W0, NVMKEY	; Write the 0x55 key
MOV.B #0xAA, W1	;
MOV W1, NVMKEY	; Write the OxAA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

EXAMPLE 6-2: ERASING A PROGRAM MEMORY BLOCK ('C' LANGUAGE CODE)

<pre>// C example using MPLAB C30 unsigned long progAddr = 0xXXXXXX; unsigned int offset;</pre>	// Address of row to write
//Set up pointer to the first memory location	to be written
TBLPAG = progAddr>>16;	// Initialize PM Page Boundary SFR
offset = progAddr & 0xFFFF;	// Initialize lower word of address
<pre>builtin_tblwtl(offset, 0x0000);</pre>	// Set base address of erase block
	// with dummy latch write
$NVMCON = 0 \times 4042;$	// Initialize NVMCON
asm("DISI #5");	// Block all interrupts with priority <7
	// for next 5 instructions
builtin_write_NVM();	// check function to perform unlock
	// sequence and set WR

EXAMPLE 6-3: LOADING THE WRITE BUFFERS

; Set up NVMCON for row programming operation	q				
MOV #0x4001, W0	;				
MOV W0, NVMCON	, ; Initialize NVMCON				
; Set up a pointer to the first program memor					
; program memory selected, and writes enabled	-				
MOV #0x0000, W0	:				
MOV W0, TBLPAG	, ; Initialize PM Page Boundary SFR				
MOV #0x6000, W0	; An example program memory address				
; Perform the TBLWT instructions to write the					
; 0th_program_word	Tatemes				
MOV #LOW_WORD_0, W2	;				
MOV #HIGH_BYTE_0, W3	;				
TBLWTL W2, [W0]	, ; Write PM low word into program latch				
TBLWTH W3, [W0++]	; Write PM high byte into program latch				
; lst_program_word	/ Write FM migh byte into program fatch				
MOV #LOW_WORD_1, W2	i				
MOV #HIGH_BYTE_1, W3					
TBLWTL W2, [W0]	, ; Write PM low word into program latch				
TBLWTH W3, [W0++]	; Write PM high byte into program latch				
; 2nd_program_word	, write in high byte into program ratem				
MOV #LOW_WORD_2, W2	;				
MOV #HIGH_BYTE_2, W3					
TBLWTL W2, [W0]	; Write PM low word into program latch				
TBLWTH W3, [W0++]	; Write PM high byte into program latch				
•	· ····································				
•					
•					
; 63rd_program_word					
MOV #LOW_WORD_63, W2	i				
MOV #HIGH_BYTE_63, W3	;				
TBLWTL W2, [W0]	; Write PM low word into program latch				
TBLWTH W3, [W0]	; Write PM high byte into program latch				

EXAMPLE 6-4: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	<pre>; Block all interrupts with priority <7 ; for next 5 instructions</pre>
		, for next 5 instructions
MOV.B	#0x55, W0	
MOV	W0, NVMKEY	; Write the 0x55 key
MOV.B	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the OxAA key
BSET	NVMCON, #WR	; Start the programming sequence
NOP		; Required delays
NOP		
BTSC	NVMCON, #15	; and wait for it to be
BRA	\$-2	; completed

© 2010-2014 Microchip Technology Inc.

6.6.2 PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

If a Flash location has been erased, it can be programmed using Table Write instructions to write an instruction word (24-bit) into the write latch. The TBLPAG register is loaded with the 8 Most Significant Bytes (MSBs) of the Flash address. The TBLWTL and TBLWTH instructions write the desired data into the write latches and specify the lower 16 bits of the program memory address to write to. To configure the NVMCON register for a word write, set the NVMOPx bits (NVMCON<3:0>) to '0011'. The write is performed by executing the unlock sequence and setting the WR bit (see Example 6-5). An equivalent procedure in 'C' compiler, using the MPLAB[®] C30 compiler and built-in hardware functions, is shown in Example 6-6.

EXAMPLE 6-5: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

; Setup a p MOV MOV MOV		; ;Initialize PM Page Boundary SFR ;Initialize a register with program memory address
MOV	#LOW_WORD_N, W2	;
MOV	#HIGH_BYTE_N, W3	;
TBLWTL	W2, [W0]	; Write PM low word into program latch
TBLWTH	W3, [W0++]	; Write PM high byte into program latch
; Setup NVN MOV MOV	MCON for programming one word t #0x4003, W0 W0, NVMCON	o data Program Memory ; ; Set NVMOP bits to 0011
DISI	#5	; Disable interrupts while the KEY sequence is written
MOV.B	#0x55, W0	; Write the key sequence
MOV	W0, NVMKEY	
MOV.B	#0xAA, W0	
MOV	W0, NVMKEY	
BSET	NVMCON, #WR	; Start the write cycle
NOP		; Required delays
NOP		

EXAMPLE 6-6: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY ('C' LANGUAGE CODE)

// C example using MPLAB C30	
unsigned int offset;	
unsigned long progAddr = 0xXXXXXX;	// Address of word to program
unsigned int progDataL = 0xXXXX;	// Data to program lower word
unsigned char progDataH = 0xXX;	// Data to program upper byte
//Set up NVMCON for word programming	
NVMCON = 0x4003;	// Initialize NVMCON
//Set up pointer to the first memory locatio	n to be written
TBLPAG = progAddr>>16;	// Initialize PM Page Boundary SFR
offset = progAddr & 0xFFFF;	// Initialize lower word of address
//Perform TBLWT instructions to write latche	S
builtin_tblwtl(offset, progDataL);	// Write to address low word
builtin_tblwth(offset, progDataH);	// Write to upper byte
asm("DISI #5");	// Block interrupts with priority <7 $$
	// for next 5 instructions
builtin_write_NVM();	// C30 function to perform unlock
	// sequence and set WR

7.0 RESETS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "Reset" (DS39712) in the "dsPIC33/PIC24 Family Reference Manual", . The information in this data sheet supersedes the information in the FRM.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- MCLR: Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- · BOR: Brown-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Opcode Reset
- · UWR: Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 7-1.

Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.

Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 7-1). In addition, Reset events occurring while an extreme power-saving feature is in use (such as VBAT) will set one or more status bits in the RCON2 register (Register 7-2). A POR will clear all bits, except for the BOR and POR (RCON<1:0>) bits, which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this data sheet.

Note: The status bits in the RCON registers should be cleared after they are read so that the next RCON register values after a device Reset will be meaningful.



© 2010-2014 Microchip Technology Inc.

RCON: RESET CONTROL REGISTER

REGISTER 7-1:

R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
TRAPR ⁽¹⁾	IOPUWR ⁽¹⁾	—	RETEN ⁽²⁾	—	DPSLP ⁽¹⁾	CM ⁽¹⁾	VREGS ⁽³⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR ⁽¹⁾	SWR ⁽¹⁾	SWDTEN ⁽⁴⁾	WDTO ⁽¹⁾	SLEEP ⁽¹⁾	IDLE ⁽¹⁾	BOR ⁽¹⁾	POR ⁽¹⁾
bit 7	SWIK	OWDIEN	WDTO	OLLLI	IDEE	BOIX	bit (
Legend:							
R = Readab	le bit	W = Writable b	pit	U = Unimplem	nented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	TRAPR. Tran	Reset Flag bit	1)				
bit 10	-	onflict Reset ha					
		onflict Reset ha		l			
bit 14	IOPUWR: Illeg	gal Opcode or l	Jninitialized W	Access Reset	Flag bit ⁽¹⁾		
				address mod	e or Uninitialize	ed W register	is used as ar
		Pointer and cau opcode or Unir		set has not oc	curred		
bit 13	•	ted: Read as '0			curred		
bit 12	-	ntion Mode Ena					
	1 = Retention	mode is enabl	ed while devic		odes (1.2V reg	ulator supplies	to the core)
L:1 4 4		mode is disab		ltage levels are	e present		
bit 11 bit 10	-	ted: Read as '0 Sleep Flag bit					
	•	s been in Deep					
		s not been in D		de			
bit 9	CM: Configura	ation Word Misi	match Reset F	lag bit ⁽¹⁾			
	•	ration Word Mi ration Word Mi			od		
bit 8	•	ram Memory P			eu		
	0	memory bias vo	0	•	na Sleen		
	0	memory bias ve	U U		U		
bit 7	EXTR: Externa	al Reset (MCLI	R) Pin bit ⁽¹⁾				
		Clear (pin) Res Clear (pin) Res					
bit 6		re Reset (Instru					
		instruction has					
	0 = A RESET	instruction has	not been exec	uted			
	II of the Reset sta ause a device Re		e set or cleare	d in software. S	Setting one of th	ese bits in soff	ware does not
2: If	the LPCFG Contas no effect.		1' (unprogram	med), the reten	ition regulator is	s disabled and	the RETEN bit
S	e-enabling the re- leep. Application ccurring.						
4: If	the FWDTEN Co WDTEN bit settin	-	is '1' (unprogra	ammed), the W	/DT is always e	nabled, regard	lless of the

DS30009996G-page 90

REGISTER 7-1: RCON: RESET CONTROL REGISTER (CONTINUED)

- SWDTEN: Software Enable/Disable of WDT bit⁽⁴⁾ bit 5 1 = WDT is enabled 0 = WDT is disabled WDTO: Watchdog Timer Time-out Flag bit⁽¹⁾ bit 4 1 = WDT time-out has occurred 0 = WDT time-out has not occurred SLEEP: Wake from Sleep Flag bit⁽¹⁾ bit 3 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode IDLE: Wake-up from Idle Flag bit⁽¹⁾ bit 2 1 = Device has been in Idle mode 0 = Device has not been in Idle mode BOR: Brown-out Reset Flag bit⁽¹⁾ bit 1 1 = A Brown-out Reset has occurred (also set after a Power-on Reset). 0 = A Brown-out Reset has not occurred bit 0 POR: Power-on Reset Flag bit⁽¹⁾ 1 = A Power-on Reset has occurred 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the LPCFG Configuration bit is 1' (unprogrammed), the retention regulator is disabled and the RETEN bit has no effect.
 - **3:** Re-enabling the regulator after it enters Standby mode will add a delay, TVREG, when waking up from Sleep. Applications that do not use the voltage regulator should set this bit to prevent this delay from occurring.
 - 4: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

	N 7 2. NOO		DOIOIE				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—		—	—	—	
bit 15							bit 8
U-0	U-0	U-0	r-0	R/CO-1	R/CO-1	R/CO-1	R/CO-0
			r	VDDBOR ⁽¹⁾	VDDPOR ^(1,2)	VBPOR ^(1,3)	VBAT ⁽¹⁾
bit 7							bit (
Legend:		CO = Clearab	o Oply hit	r = Reserved	hit		
R = Reada	bla hit	W = Writable t	•		nented bit, read		
-n = Value		'1' = Bit is set	JIL	'0' = Bit is clea			
-n = value	alPOR	I = DILIS SEL			areu	x = Bit is unkno	JWII
bit 15-5	Unimplomo	nted: Read as '0	, ,				
	-						
bit 4		laintain as '0'		n			
bit 3		DD Brown-out Re					
		rown-out Reset rown-out Reset		· ·	re)		
bit 2	VDDPOR: V	DD Power-On Re	eset Flag bit ⁽¹	, 2)			
	1 = A VDD P	ower-up Reset I	nas occurred	(set by hardwar	e)		
	0 = A VDD P	ower-up Reset I	nas not occur	red			
bit 1	VBPOR: VB	POR Flag bit ^(1,3)					
		POR has occurr			VBAT pin, or VB	BAT power below	v Deep Sleep
		ore retention lev		dware)			
		POR has not occ	curred				
bit 0	VBAT: VBAT	0					
		exit has occurred			VBAT pin (set b	y hardware)	
	0 = APORe	exit from VBAT ha	as not occurre	ea			
Note 1:	This bit is set in I	hardware only; it	can only be	cleared in softwa	are.		
2:	Indicates a VDD	POR. Setting the	POR bit (RC	CON<0>) indicat	tes a VCORE PC	DR.	

REGISTER 7-2: RCON2: RESET AND SYSTEM CONTROL REGISTER 2

3: This bit is set when the device is originally powered up, even if power is present on VBAT.

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap Conflict Event	POR
IOPUWR (RCON<14>)	Illegal Opcode or Uninitialized W Register Access	POR
CM (RCON<9>)	Configuration Mismatch Reset	POR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET Instruction	POR
WDTO (RCON<4>)	WDT Time-out	CLRWDT, PWRSAV Instruction, POR
SLEEP (RCON<3>)	PWRSAV #0 Instruction	POR
DPSLP (RCON<10>)	PWRSAV #0 Instruction while DSEN bit is Set	POR
IDLE (RCON<2>)	PWRSAV #1 Instruction	POR
BOR (RCON<1>)	POR, BOR	—
POR (RCON<0>)	POR	—

TABLE 7-1: RESET FLAG BIT OPERATION

Note: All Reset flag bits may be set or cleared by the user software.

7.1 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSC<2:0> bits in Flash Configuration Word 2 (CW2) (see Table 7-2). The RCFGCAL and NVMCON registers are only affected by a POR.

7.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 7-3. Note that the system Reset signal, SYSRST, is released after the POR delay time expires.

The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The Fail-Safe Clock Monitor (FSCM) delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

7.3 Brown-out Reset (BOR)

PIC24FJ128GA310 family devices implement a BOR circuit that provides the user with several configuration and power-saving options. The BOR is controlled by the BOREN (CW3<12>) Configuration bit.

When BOR is enabled, any drop of VDD below the BOR threshold results in a device BOR. Threshold levels are described in **Section 32.1** "**DC Characteristics**" (Parameter DC17).

7.4 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 7-2. If clock switching is disabled, the system clock source is always selected according to the Oscillator Configuration bits. Refer to "**Oscillator**" (DS39700) in the "dsPIC33/PIC24 Family Reference Manual" for further details.

TABLE 7-2: OSCILLATOR SELECTION vs. TYPE OF RESET (CLOCK SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	FNOSC<2:0> Configuration bits
BOR	(CW2<10:8>)
MCLR	
WDTO	COSC2:0> Control bits (OSCCON<14:12>)
SWR	(000001(11.12))

TABLE 7-3:	RESET DELAY TIMES FOR VARIOUS DEVICE RESETS
------------	---

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	Notes
POR	EC	TPOR + TSTARTUP + TRST	_	1, 2, 3
	ECPLL	TPOR + TSTARTUP + TRST	TLOCK	1, 2, 3, 5
	XT, HS, SOSC	TPOR + TSTARTUP + TRST	Tost	1, 2, 3, 4, 8
	XTPLL, HSPLL	TPOR + TSTARTUP + TRST	TOST + TLOCK	1, 2, 3, 4, 5, 8
	FRC, FRCDIV	TPOR + TSTARTUP + TRST	TFRC	1, 2, 3, 6, 7
	FRCPLL	TPOR + TSTARTUP + TRST	TFRC + TLOCK	1, 2, 3, 5, 6
	LPRC	TPOR + TSTARTUP + TRST	TLPRC	1, 2, 3, 6
BOR	EC	TSTARTUP + TRST	_	2, 3
	ECPLL	TSTARTUP + TRST	TLOCK	2, 3, 5
	XT, HS, SOSC	TSTARTUP + TRST	Tost	2, 3, 4, 8
	XTPLL, HSPLL	TSTARTUP + TRST	TOST + TLOCK	2, 3, 4, 5, 8
	FRC, FRCDIV	TSTARTUP + TRST	TFRC	2, 3, 6, 7
	FRCPLL	TSTARTUP + TRST	TFRC + TLOCK	2, 3, 5, 6
	LPRC	TSTARTUP + TRST	TLPRC	2, 3, 6
MCLR	Any Clock	Trst	_	3
WDT	Any Clock	Trst	_	3
Software	Any clock	Trst	_	3
Illegal Opcode	Any Clock	Trst	_	3
Uninitialized W	Any Clock	Trst		3
Trap Conflict	Any Clock	Trst		3

Note 1: TPOR = Power-on Reset delay (10 μ s nominal).

2: TSTARTUP = TVREG (10 μ s nominal when VREGS = 1 and when VREGS = 0; depends upon WDTWIN<1:0> bits setting).

- **3:** TRST = Internal State Reset time (2 μs nominal).
- **4:** TOST = Oscillator Start-up Timer (OST). A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- 5: TLOCK = PLL lock time.
- 6: TFRC and TLPRC = RC oscillator start-up times.
- 7: If Two-speed Start-up is enabled, regardless of the primary oscillator selected, the device starts with FRC so the system clock delay is just TFRC, and in such cases, FRC start-up time is valid. It switches to the primary oscillator after its respective clock delay.
- 8: TOST = Oscillator Start-up Timer (OST). A 10-bit counter waits 1024 oscillator periods before releasing the oscillator clock to the system.

7.4.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

7.4.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine (TSR).

8.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "Interrupts" (DS39707) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24F CPU. It has the following features:

- · Up to 8 processor exceptions and software traps
- Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- Unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

8.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 8-1. The IVT resides in program memory, starting at location, 000004h. The IVT contains 126 vectors, consisting of 8 non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with Vector 0 will take priority over interrupts at any other vector address.

PIC24FJ128GA310 family devices implement non-maskable traps and unique interrupts. These are summarized in Table 8-1 and Table 8-2.

8.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 8-1. The ALTIVT (INTCON2<15>) control bit provides access to the AIVT. If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

8.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset, which forces the PC to zero. The micro-controller then begins program execution at location, 000000h. The user programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.



TABLE 8-1: TRAP VECTOR DETAILS

Vector Number	IVT Address	AIVT Address	Trap Source
0	000004h	000104h	Reserved
1	000006h	000106h	Oscillator Failure
2	000008h	000108h	Address Error
3	00000Ah	00010Ah	Stack Error
4	00000Ch	00010Ch	Math Error
5	00000Eh	00010Eh	Reserved
6	000010h	000110h	Reserved
7	000012h	000112h	Reserved

	Vector	Ιντ	AIVT	Inte	Interrupt Bit Locations			
Interrupt Source	Number	Address	Address	Flag	Enable	Priority		
ADC1 Conversion Done	13	00002Eh	00012Eh	IFS0<13>	IEC0<13>	IPC3<6:4>		
Comparator Event	18	000038h	000138h	IFS1<2>	IEC1<2>	IPC4<10:8>		
CRC Generator	67	00009Ah	00019Ah	IFS4<3>	IEC4<3>	IPC16<14:12>		
CTMU Event	77	0000AEh	0001AEh	IFS4<13>	IEC4<13>	IPC19<6:4>		
DMA Channel 0	4	00001Ch	00011Ch	IFS0<4>	IEC0<4>	IPC1<2:0>		
DMA Channel 1	14	000030h	000130h	IFS0<14>	IEC0<14>	IPC3<10:8>		
DMA Channel 2	24	000044h	000144h	IFS1<8>	IEC1<8>	IPC6<2:0>		
DMA Channel 3	36	00005Ch	00015Ch	IFS2<4>	IEC2<4>	IPC9<2:0>		
DMA Channel 4	46	000070h	000170h	IFS2<14>	IEC2<14>	IPC11<10:8>		
DMA Channel 5	61	00008Eh	00018Eh	IFS3<13>	IEC3<13>	IPC15<6:4>		
External Interrupt 0	0	000014h	000114h	IFS0<0>	IEC0<0>	IPC0<2:0>		
External Interrupt 1	20	00003Ch	00013Ch	IFS1<4>	IEC1<4>	IPC5<2:0>		
External Interrupt 2	29	00004Eh	00014Eh	IFS1<13>	IEC1<13>	IPC7<6:4>		
External Interrupt 3	53	00007Eh	00017Eh	IFS3<5>	IEC3<5>	IPC13<6:4>		
External Interrupt 4	54	000080h	000180h	IFS3<6>	IEC3<6>	IPC13<10:8>		
I2C1 Master Event	17	000036h	000136h	IFS1<1>	IEC1<1>	IPC4<6:4>		
I2C1 Slave Event	16	000034h	000134h	IFS1<0>	IEC1<0>	IPC4<2:0>		
I2C2 Master Event	50	000078h	000178h	IFS3<2>	IEC3<2>	IPC12<10:8>		
I2C2 Slave Event	49	000076h	000176h	IFS3<1>	IEC3<1>	IPC12<6:4>		
Input Capture 1	1	000016h	000116h	IFS0<1>	IEC0<1>	IPC0<6:4>		
Input Capture 2	5	00001Eh	00011Eh	IFS0<5>	IEC0<5>	IPC1<6:4>		
Input Capture 3	37	00005Eh	00015Eh	IFS2<5>	IEC2<5>	IPC9<6:4>		
Input Capture 4	38	000060h	000160h	IFS2<6>	IEC2<6>	IPC9<10:8>		
Input Capture 5	39	000062h	000162h	IFS2<7>	IEC2<7>	IPC9<14:12>		
Input Capture 6	40	000064h	000164h	IFS2<8>	IEC2<8>	IPC10<2:0>		
Input Capture 7	22	000040h	000140h	IFS1<6>	IEC1<6>	IPC5<10:8>		
JTAG	117	0000FEh	0001FEh	IFS7<5>	IEC7<5>	IPC29<6:4>		
Input Change Notification (ICN)	19	00003Ah	00013Ah	IFS1<3>	IEC1<3>	IPC4<14:12>		
LCD Controller	100	0000DCh	0001DCh	IFS6<4>	IEC6<4>	IPC25<2:0>		
High/Low-Voltage Detect (HLVD)	72	0000A4h	0001A4h	IFS4<8>	IEC4<8>	IPC18<2:0>		
Output Compare 1	2	000018h	000118h	IFS0<2>	IEC0<2>	IPC0<10:8>		
Output Compare 2	6	000020h	000120h	IFS0<6>	IEC0<6>	IPC1<10:8>		
Output Compare 3	25	000046h	000146h	IFS1<9>	IEC1<9>	IPC6<6:4>		
Output Compare 4	26	000048h	000148h	IFS1<10>	IEC1<10>	IPC6<10:8>		
Output Compare 5	41	000066h	000166h	IFS2<9>	IEC2<9>	IPC10<6:4>		
Output Compare 6	42	000068h	000168h	IFS2<10>	IEC2<10>	IPC10<10:8>		
Output Compare 7	43	00006Ah	00016Ah	IFS2<11>	IEC2<11>	IPC10<14:12>		
Enhanced Parallel Master Port (EPMP)	45	00006Eh	00016Eh	IFS2<13>	IEC2<13>	IPC11<6:4>		
Real-Time Clock and Calendar (RTCC)	62	000090h	000190h	IFS3<14>	IEC3<14>	IPC15<10:8>		
SPI1 Error	9	000026h	000126h	IFS0<9>	IEC0<9>	IPC2<6:4>		
SPI1 Event	10	000028h	000128h	IFS0<10>	IEC0<10>	IPC2<10:8>		
SPI2 Error	32	000054h	000154h	IFS2<0>	IEC2<0>	IPC8<2:0>		
SPI2 Event	33	000056h	000156h	IFS2<1>	IEC2<1>	IPC8<6:4>		

TABLE 8-2: IMPLEMENTED INTERRUPT VECTORS

	Vector	IVT Address	AIVT	Interrupt Bit Locations			
Interrupt Source	Number		Address	Flag	Enable	Priority	
Timer1	3	00001Ah	00011Ah	IFS0<3>	IEC0<3>	IPC0<14:12>	
Timer2	7	000022h	000122h	IFS0<7>	IEC0<7>	IPC1<14:12>	
Timer3	8	000024h	000124h	IFS0<8>	IEC0<8>	IPC2<2:0>	
Timer4	27	00004Ah	00014Ah	IFS1<11>	IEC1<11>	IPC6<14:12>	
Timer5	28	00004Ch	00014Ch	IFS1<12>	IEC1<12>	IPC7<2:0>	
UART1 Error	65	000096h	000196h	IFS4<1>	IEC4<1>	IPC16<6:4>	
UART1 Receiver	11	00002Ah	00012Ah	IFS0<11>	IEC0<11>	IPC2<14:12>	
UART1 Transmitter	12	00002Ch	00012Ch	IFS0<12>	IEC0<12>	IPC3<2:0>	
UART2 Error	66	000098h	000198h	IFS4<2>	IEC4<2>	IPC16<10:8>	
UART2 Receiver	30	000050h	000150h	IFS1<14>	IEC1<14>	IPC7<10:8>	
UART2 Transmitter	31	000052h	000152h	IFS1<15>	IEC1<15>	IPC7<14:12>	
UART3 Error	81	0000B6h	0001B6h	IFS5<1>	IEC5<1>	IPC20<6:4>	
UART3 Receiver	82	0000B8h	0001B8h	IFS5<2>	IEC5<2>	IPC20<10:8>	
UART3 Transmitter	83	0000BAh	0001BAh	IFS5<3>	IEC5<3>	IPC20<14:12>	
UART4 Error	87	0000C2h	0001C2h	IFS5<7>	IEC5<7>	IPC21<14:12>	
UART4 Receiver	88	0000C4h	0001C4h	IFS5<8>	IEC5<8>	IPC22<2:0>	
UART4 Transmitter	89	0000C6h	0001C6h	IFS5<9>	IEC5<9>	IPC22<6:4>	

TABLE 8-2: IMPLEMENTED INTERRUPT VECTORS (CONTINUED)

8.3 Interrupt Control and Status Registers

The PIC24FJ128GA310 family of devices implements a total of 43 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS7
- IEC0 through IEC7
- IPC0 through IPC13, ICP15 and ICP16, ICP18 through ICP23, ICP25 and ICP29
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table (AIVT).

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or an external signal and is cleared via software.

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals. The IPCx registers are used to set the Interrupt Priority Level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number (VECNUM<6:0>) and the Interrupt Level (ILR<3:0>) bit fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the order of their vector numbers, as shown in Table 8-2. For example, the INT0 (External Interrupt 0) is shown as having a vector number and a natural order priority of 0. Thus, the INT0IF status bit is found in IFS0<0>, the INT0IE enable bit in IEC0<0> and the INT0IP<2:0> priority bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The ALU STATUS Register (SR) contains the IPL<2:0> bits (SR<7:5>). These indicate the current CPU Interrupt Priority Level. The user can change the current CPU priority level by writing to the IPLx bits. The CORCON register contains the IPL3 bit, which together with the IPL<2:0> bits, indicate the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

The interrupt controller has the Interrupt Controller Test register, INTTREG, which displays the status of the interrupt controller. When an interrupt request occurs, it's associated vector number and the new Interrupt Priority Level are latched into INTTREG. This information can be used to determine a specific interrupt source if a generic ISR is used for multiple vectors (such as when ISR remapping is used in bootloader applications) or to check if another interrupt is pending while in an ISR.

All interrupt registers are described in Register 8-1 through Register 8-44 in the succeeding pages.

REGISTER 8-1: SR: ALU STATUS REGISTER (IN CPU)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	_	_	—	—	DC ⁽¹⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ^(2,3)	IPL1 ^(2,3)	IPL0 ^(2,3)	RA ⁽¹⁾	N ⁽¹⁾	OV ⁽¹⁾	Z ⁽¹⁾	C ⁽¹⁾
bit 7							bit 0
Legend:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9	Unimplemented: Read as '0'
bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(2,3)
	111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled
	110 = CPU Interrupt Priority Level is 6 (14)
	101 = CPU Interrupt Priority Level is 5 (13)
	100 = CPU Interrupt Priority Level is 4 (12)
	011 = CPU Interrupt Priority Level is 3 (11)
	010 = CPU Interrupt Priority Level is 2 (10)
	001 = CPU Interrupt Priority Level is 1 (9)
	000 = CPU Interrupt Priority Level is 0 (8)
Note 1	See Projector 3.1 for the description of the remaining hits (hits $8, 4, 3, 2, 1$ and 0) that are not dedicated to

- **Note 1:** See Register 3-1 for the description of the remaining bits (bits 8, 4, 3, 2, 1 and 0) that are not dedicated to interrupt control functions.
 - **2:** The IPLx bits are concatenated with the IPL3 (CORCON<3>) bit to form the CPU Interrupt Priority Level. The value in parentheses indicates the Interrupt Priority Level if IPL3 = 1.
 - 3: The IPLx Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

REGISTER 8-2: CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	_	_
bit 15					•		bit 8
U-0	U-0	U-0	U-0	R/C-0	r-1	U-0	U-0
—	—	—	—	IPL3 ⁽¹⁾	r	—	—
bit 7	•		•	•			bit 0
							•

Legend: r = Reserved bit		C = Clearable bit			
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'		d as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-4 Unimplemented: Read as '0'

bit 3 IPL3: CPU Interrupt Priority Level Status bit⁽¹⁾ 1 = CPU Interrupt Priority Level is greater than 7 0 = CPU Interrupt Priority Level is 7 or less

bit 2 Reserved: Read as '1'

bit 1-0 Unimplemented: Read as '0'

Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level; see Register 3-2 for bit description.

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
NSTDIS		—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	
—	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—	
bit 7	-						bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			iown	
bit 15	NSTDIS: Inte	rrupt Nesting D	isable bit					
		nesting is disal nesting is enab						
bit 14-5	•	ted: Read as '						
bit 4 MATHERR: Arithmetic Error Trap Status bit			t					
	1 = Overflow	trap has occur trap has not o	red					
bit 3 ADDRERR: Address Error Trap Status bit								

REGISTER 8-3: INTCON1: INTERRUPT CONTROL REGISTER 1

1 = Address error trap has occurred0 = Address error trap has not occurred

STKERR: Stack Error Trap Status bit 1 = Stack error trap has occurred 0 = Stack error trap has not occurred

Unimplemented: Read as '0'

OSCFAIL: Oscillator Failure Trap Status bit 1 = Oscillator failure trap has occurred 0 = Oscillator failure trap has not occurred

bit 2

bit 1

bit 0

R/W-0	R-0, HSC	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI			—	—	_	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		<u> </u>	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP
bit 7							bit C
Legend:		HSC = Hardw	are Settable/C	learable bit			
R = Readabl	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 14 bit 13-5 bit 4	DISI: DISI In: 1 = DISI inst 0 = DISI inst Unimplement INT4EP: Exte 1 = Interrupt of 0 = Interrupt of	on negative ed on positive edg	e e ctive)' Edge Detect F ge e	Polarity Select b			
bit 3	1 = Interrupt (0 = Interrupt (on negative ed on positive edg	ge le	Polarity Select b			
bit 2	1 = Interrupt (0 = Interrupt (on negative ed on positive edg	ge le	Polarity Select b			
bit 1	1 = Interrupt (0 = Interrupt (on negative ed on positive edg	ge le	Polarity Select b			
bit 0	1 = Interrupt	rnal Interrupt 0 on negative edg on positive edg	ge	Polarity Select t	bit		

REGISTER 8-4: INTCON2: INTERRUPT CONTROL REGISTER 2

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0,	R/W-0	R/W-0
T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as ')'				
bit 14	-	A Channel 1 In		atus bit			
		request has oc					
	0 = Interrupt	request has no	t occurred				
bit 13			•	upt Flag Status	bit		
		request has oc					
bit 12	-	request has no RT1 Transmitter		Status hit			
		request has oc	1 0	Olatus bit			
		request has no					
bit 11	U1RXIF: UAF	RT1 Receiver Ir	nterrupt Flag S	tatus bit			
		request has oc request has no					
bit 10	SPI1IF: SPI1	Event Interrup	Flag Status b	it			
		request has oc request has no					
bit 9	SPF1IF: SPI1	I Fault Interrup	Flag Status b	it			
		request has oc request has no					
bit 8	T3IF: Timer3	Interrupt Flag	Status bit				
	•	request has occ request has not					
bit 7	T2IF: Timer2	Interrupt Flag	Status bit				
	•	request has oc request has no					
bit 6	-	-		ipt Flag Status I	oit		
	1 = Interrupt	request has occ request has not	curred				
bit 5	IC2IF: Input C	Capture Channe	el 2 Interrupt F	lag Status bit			
		request has oc request has no					
bit 4	DMA0IF: DM	A Channel 0 In	terrupt Flag St	atus bit			
	1 = Interrupt	request has oc	curred				
	-	request has no					
bit 3	1 = Interrupt	Interrupt Flag request has oc request has no	curred				

REGISTER 8-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

REGISTER 8-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

- bit 2 OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 1 IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 INTOIF: External Interrupt 0 Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF
bit 15							bit 8
U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	IC7IF		INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF
bit 7							bit 0
I I.							
Legend: R = Readable	o hit	M - Mritabla	hit		nonted hit rea	d aa '0'	
-n = Value at		W = Writable '1' = Bit is set	DIL	'0' = Bit is cle	nented bit, rea	u as 0 x = Bit is unkr	
	FUR				aleu		IOWII
bit 15		T2 Transmitter	Interrunt Flag	Status bit			
		request has oc		Olatus Dit			
		request has no					
bit 14	U2RXIF: UAF	RT2 Receiver Ir	iterrupt Flag S	tatus bit			
		request has oc					
	•	request has no					
bit 13		nal Interrupt 2	•				
	•	request has oc request has no					
bit 12		Interrupt Flag S					
		request has oc					
		request has no					
bit 11	T4IF: Timer4	Interrupt Flag S	Status bit				
		request has oc					
	•	request has no					
bit 10	•	•		pt Flag Status	bit		
	•	request has oc request has no					
bit 9		•		pt Flag Status	hit		
	•	request has oc		ipt i lag otatas i	on		
		request has no					
bit 8	DMA2IF: DM	A Channel 2 In	terrupt Flag St	atus bit			
		request has oc					
		request has no					
bit 7	•	ted: Read as '					
bit 6	-	Capture Channe	-	lag Status bit			
		request has oc request has no					
bit 5		ted: Read as '					
bit 4	-	nal Interrupt 1					
	1 = Interrupt	request has oc	curred				
	-	request has no					
bit 3	-	hange Notifica		lag Status bit			
	•	request has oc					
		request has no	loccurrea				

REGISTER 8-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

REGISTER 8-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

bit 2	CMIF: Comparator Interrupt Flag Status bit
	 Interrupt request has occurred
	0 = Interrupt request has not occurred
hit 1	MI2C1IE: Master 12C1 Event Interrupt Flag

- bit 1 MI2C1IF: Master I2C1 Event Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 SI2C1IF: Slave I2C1 Event Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	DMA4IF	PMPIF	—	OC7IF	OC6IF	OC5IF	IC6IF
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
IC5IF	IC4IF	IC3IF	DMA3IF	—	—	SPI2IF	SPF2IF
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as '	כ'				
bit 14	DMA4IF: DM	A Channel 4 In	terrupt Flag St	atus bit			
		request has oc					
	•	request has no					
bit 13		lel Master Port		Status bit			
		request has oc request has no					
bit 12	•	ted: Read as '					
bit 11	-			pt Flag Status	bit		
	•	request has oc					
		request has no					
bit 10		•		pt Flag Status	bit		
		request has oc					
hit O	•	request has no		unt Flog Status	h i t		
bit 9	•	request has oc		ipt Flag Status I	UIL		
		request has no					
bit 8	IC6IF: Input C	Capture Channe	el 6 Interrupt F	lag Status bit			
		request has oc					
		request has no					
bit 7	•	Capture Channe	•	lag Status bit			
		request has oc request has no					
bit 6		Capture Channe		lag Status bit			
	-	request has oc					
	0 = Interrupt	request has no	t occurred				
bit 5	IC3IF: Input C	Capture Channe	el 3 Interrupt F	lag Status bit			
		request has oc					
hit 1	-	request has no		atus hit			
bit 4		A Channel 3 In request has oc		atus dit			
		request has no					
bit 3-2		ted: Read as '					
bit 1	SPI2IF: SPI2	Event Interrup	t Flag Status b	it			
		request has oc					
	0 = Interrupt	request has no	t occurred				

REGISTER 8-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

REGISTER 8-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2 (CONTINUED)

bit 0

SPF2IF: SPI2 Fault Interrupt Flag Status bit

- 1 = Interrupt request has occurred
- 0 = Interrupt request has not occurred

REGISTER 8-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	RTCIF	DMA5IF			—		—
bit 15							bit 8

U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0
—	INT4IF	INT3IF	—	—	MI2C2IF	SI2C2IF	—
bit 7							bit 0

Legend:							
R = Readable bit -n = Value at POR		W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'			
		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 15	Unimplem	ented: Read as '0'					
bit 14	RTCIF: Real-Time Clock/Calendar Interrupt Flag Status bit						
	1 = Interrupt request has occurred						
	0 = Interrupt request has not occurred						
bit 13	DMA5IF: DMA Channel 5 Interrupt Flag Status bit						
	1 = Interrupt request has occurred						
	0 = Interrupt request has not occurred						
bit 12-7	Unimplemented: Read as '0'						
bit 6	INT4IF: External Interrupt 4 Flag Status bit						
	1 = Interrupt request has occurred						
	0 = Interrupt request has not occurred						
bit 5	INT3IF: External Interrupt 3 Flag Status bit						
	1 = Interrupt request has occurred						
	0 = Interru	pt request has not occurre	d				
bit 4-3	Unimplemented: Read as '0'						
bit 2	MI2C2IF: Master I2C2 Event Interrupt Flag Status bit						
	1 = Interrupt request has occurred						
	0 = Interrupt request has not occurred						
bit 1	SI2C2IF: Slave I2C2 Event Interrupt Flag Status bit						
	1 = Interru	pt request has occurred					

- 0 = Interrupt request has not occurred
- bit 0 Unimplemented: Read as '0'
| U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | | | | |
|--------------|--|---|----------------|-------------------|-----------------|-----------------|--------|--|--|--|--|
| | | CTMUIF | _ | | | | HLVDIF | | | | |
| bit 15 | | | | | | | bit 8 | | | | |
| | | | | | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | | | | |
| | — | — | | CRCIF | U2ERIF | U1ERIF | | | | | |
| bit 7 | | | | | | | bit (| | | | |
| Legend: | | | | | | | | | | | |
| R = Readab | ole bit | W = Writable | oit | U = Unimplem | nented bit, rea | d as '0' | | | | | |
| -n = Value a | t POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkn | own | | | | |
| | | | | | | | | | | | |
| bit 15-14 | Unimpleme | nted: Read as 'o |)' | | | | | | | | |
| bit 13 | CTMUIF: CT | MU Interrupt Fla | ag Status bit | | | | | | | | |
| | 1 = Interrupt request has occurred 0 = Interrupt request has not occurred | | | | | | | | | | |
| | • | • | | | | | | | | | |
| bit 12-9 | • | nted: Read as ' | | | | | | | | | |
| bit 8 | - | HLVDIF: High/Low-Voltage Detect Interrupt Flag Status bit
1 = Interrupt request has occurred | | | | | | | | | |
| | | t request has oc
t request has no | | | | | | | | | |
| bit 7-4 | | nted: Read as '(| | | | | | | | | |
| bit 3 | - | Generator Inte | | us bit | | | | | | | |
| | | t request has oc | | | | | | | | | |
| | 0 = Interrupt | t request has no | t occurred | | | | | | | | |
| bit 2 | U2ERIF: UA | RT2 Error Interr | upt Flag Statu | s bit | | | | | | | |
| | 1 = Interrupt request has occurred | | | | | | | | | | |
| | • | t request has no | | | | | | | | | |
| bit 1 | | RT1 Error Interr | | s bit | | | | | | | |
| | | t request has oc
t request has no | | | | | | | | | |
| bit 0 | | nted: Read as '(| | | | | | | | | |
| | ommpleme | neu. Neau as (|) | | | | | | | | |

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
_	—	—	_	_		U4TXIF	U4RXIF			
bit 15				-			bit 8			
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0			
U4ERIF	—		—	U3TXIF	U3RXIF	U3ERIF	—			
bit 7							bit (
Legend:			L:4		antal hit was					
R = Readab		W = Writable			nented bit, read					
-n = Value a	IT POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown			
bit 15-10	Unimplement	nted: Read as '	`							
bit 9	•			s Status bit						
DIL 9	U4TXIF: UART4 Transmitter Interrupt Flag Status bit 1 = Interrupt request has occurred									
		 Interrupt request has not occurred 								
bit 8	•	U4RXIF: UART4 Receiver Interrupt Flag Status bit								
	1 = Interrupt request has occurred									
	0 = Interrupt	request has no	t occurred							
bit 7	U4ERIF: UART4 Error Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
	•	•								
bit 6-4	-	nted: Read as '		.						
bit 3		RT3 Transmitter		g Status bit						
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 2	•	•		status hit						
	U3RXIF: UART3 Receiver Interrupt Flag Status bit 1 = Interrupt request has occurred									
		 Interrupt request has occurred Interrupt request has not occurred 								
bit 1	U3ERIF: UA	RT3 Error Interr	upt Flag Statu	ıs bit						
		request has oc								
	0 = Interrupt	request has no	t occurred							
		ted: Read as '								

REGISTER 8-11: IFS6: INTERRUPT FLAG STATUS REGISTER 6

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15	·			•			bit 8
U-0	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0
—	—	—	LCDIF	—	—	—	—
bit 7							bit 0
Logondi							

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5	Unimplemented: Read as '0'
----------	----------------------------

- bit 4 LCDIF: LCD Controller Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 3-0 Unimplemented: Read as '0'

REGISTER 8-12: IFS7: INTERRUPT FLAG STATUS REGISTER 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	JTAGIF	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5 JTAGIF: JTAG Controller Interrupt Flag Status bit

- 1 = Interrupt request has occurred
- 0 = Interrupt request has not occurred
- bit 4-0 Unimplemented: Read as '0'

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE	
oit 15				·			bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	
bit 7		•	·				bit (
Legend:								
R = Readabl	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own	
bit 15	Unimplemen	ted: Read as '	0'					
bit 14	•		。 Iterrupt Flag Er	nable bit				
		request is enal						
	0 = Interrupt	request is not	enabled					
bit 13			omplete Interru	upt Enable bit				
		request is enal request is not o						
pit 12	U1TXIE: UAR	RT1 Transmitte	r Interrupt Enal	ole bit				
		request is enal						
	-	request is not						
pit 11		J1RXIE: UART1 Receiver Interrupt Enable bit = Interrupt request is enabled						
		request is enal						
oit 10	-	•	olete Interrupt I	Enable bit				
		request is enal request is not						
bit 9	•	Fault Interrup						
	1 = Interrupt	request is enal request is not (bled					
bit 8	•	Interrupt Enab						
		request is enal request is not						
bit 7		Interrupt Enab						
		request is enal request is not						
bit 6		•	annel 2 Interru	pt Enable bit				
		request is enal		-				
	-	request is not						
bit 5	-	-	el 2 Interrupt E	nable bit				
		request is enal request is not o						
bit 4	DMAOIE: DM	A Channel 0 Ir	iterrupt Flag Er	nable bit				
		request is enal request is not						
bit 3		Interrupt Enab request is enal						

REGISTER 8-13: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

REGISTER 8-13: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

- bit 2 OC1IE: Output Compare Channel 1 Interrupt Enable bit
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled
- bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled
- bit 0 INTOIE: External Interrupt 0 Enable bit
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
U2TXIE	U2RXIE	INT2IE ⁽¹⁾	T5IE	T4IE	OC4IE	OC3IE	DMA2IE				
bit 15	1		1				bit 8				
U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	IC7IE	—	INT1IE ⁽¹⁾	CNIE	CMIE	MI2C1IE	SI2C1IE				
bit 7							bit C				
Legend:											
R = Readable		W = Writable		U = Unimplen	-						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown				
				1.1.9							
bit 15		RT2 Transmitter request is enat	•	DIE DIT							
		request is enal									
bit 14	•	RT2 Receiver Ir		bit							
	1 = Interrupt	request is enab	bled								
	•	request is not e									
bit 13		mal Interrupt 2									
		request is enab									
bit 12		request is not e									
	T5IE: Timer5 Interrupt Enable bit 1 = Interrupt request is enabled										
	 Interrupt request is enabled Interrupt request is not enabled 										
bit 11		Interrupt Enabl									
		request is enal request is not e									
bit 10	•	•		pt Enable bit							
	OC4IE: Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request is enabled										
	0 = Interrupt request is not enabled										
bit 9	-	ut Compare Ch		pt Enable bit							
		request is enable request is not e									
bit 8	•	•		able hit							
DILO	DMA2IE: DMA Channel 2 Interrupt Flag Enable bit 1 = Interrupt request is enabled										
		request is not e									
bit 7	Unimplemen	ted: Read as '	כי								
bit 6	IC7IE: Input (Capture Channe	el 7 Interrupt E	nable bit							
		request is enal request is not e									
bit 5	Unimplemen	ted: Read as '	כי								
bit 4	INT1IE: Exter	rnal Interrupt 1	Enable bit ⁽¹⁾								
	1 = Interrupt	request is enab	bled								
	0 = Interrupt	request is not e	enabled								

REGISTER 8-14: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or RPIn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

REGISTER 8-14: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

- bit 3 **CNIE:** Input Change Notification Interrupt Enable bit 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled
- bit 2 CMIE: Comparator Interrupt Enable bit
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled
- bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled
- bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled
- Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or RPIn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	DMA4IE	PMPIE	_	OC7IE	OC6IE	OC5IE	IC6IE			
bit 15	Dimenz			- CONL	00012	COUL	bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0			
IC5IE	IC4IE	IC3IE	DMA3IE	—	_	SPI2IE	SPF2IE			
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	1 as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown			
bit 15	Unimplemen	ted: Read as '	0'							
bit 14		A Channel 4 Ir		nable bit						
		request is enal request is not								
bit 13	•	llel Master Port		ole bit						
		request is enal	•							
		request is not								
bit 12	-	ted: Read as '								
bit 11	•	ut Compare Ch request is enal		ipt Enable bit						
	•	request is enal								
bit 10	OC6IE: Outpu	ut Compare Ch	annel 6 Interru	ipt Enable bit						
		request is enal								
bit 9	•	request is not out Compare Ch		Int Enable hit						
bit 5		OC5IE: Output Compare Channel 5 Interrupt Enable bit 1 = Interrupt request is enabled								
		request is not								
bit 8	•	Capture Chann	•	inable bit						
		request is enal request is not								
bit 7	•	Capture Chann		nable bit						
		request is enal	•							
		request is not								
bit 6	-	Capture Chann	-	nable bit						
		request is enal request is not								
bit 5	IC3IE: Input C	Capture Chann	el 3 Interrupt E	nable bit						
		request is enal								
hit 1		request is not		abla bit						
bit 4		A Channel 3 In request is enal		Iadie dit						
		request is not								
bit 3-2	Unimplemen	ted: Read as '	0'							

REGISTER 8-15: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

REGISTER 8-15: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

- bit 1
 SPI2IE: SPI2 Event Interrupt Enable bit

 1 = Interrupt request is enabled

 0 = Interrupt request is not enabled

 bit 0
 SPF2IE: SPI2 Fault Interrupt Enable bit
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled

REGISTER 8-16: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	RTCIE	DMA5IE	—				—
bit 15							bit 8
U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0
	INT4IE ⁽¹⁾	INT3IE ⁽¹⁾	—	—	MI2C2IE	SI2C2IE	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	RTCIE: Real-Time Clock/Calendar Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 13	DMA5IE: DMA Channel 5 Interrupt Flag Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 12-7	Unimplemented: Read as '0'
bit 6	INT4IE: External Interrupt 4 Enable bit ⁽¹⁾
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 5	INT3IE: External Interrupt 3 Enable bit ⁽¹⁾
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 4-3	Unimplemented: Read as '0'
bit 2	MI2C2IE: Master I2C2 Event Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 1	SI2C2IE: Slave I2C2 Event Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 0	Unimplemented: Read as '0'
Note 1.	f an external interrunt is enabled, the interrunt input must also be configured to an available.

Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or RPIn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

REGISTER	10-17. IEC4	. INTERRUPT			GISTER 4		
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
—	—	CTMUIE	—	—	_	—	HLVDIE
bit 15							bit 8
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0
				CRCIE	U2ERIE	U1ERIE	
bit 7							bit C
Legend:							
R = Readab	ole bit	W = Writable b	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x =						x = Bit is unkr	nown
bit 15-14	Unimplemer	nted: Read as '0	,				
bit 13		MU Interrupt En					
		request is enable					
1.11.40.0		request is not e					
bit 12-9	•	nted: Read as '0					
bit 8	•	h/Low-Voltage D		pt Enable bit			
		request is enable request is not e					
bit 7-4	•	nted: Read as '0					
bit 3	-	Generator Inter		bit			
		request is enable	•	~			
		request is not e					
bit 2	U2ERIE: UA	RT2 Error Interru	upt Enable bi	t			
		request is enabl					
		request is not e					
bit 1		RT1 Error Interru		t			
		request is enable request is not e					
bit 0	•	nted: Read as '0					
	2						

REGISTER 8-17: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

REGISTER 8-18: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5

	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	—	_	—	_	U4TXIE	U4RXIE
bit 15							bit 8
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0
U4ERIE				U3TXIE	U3RXIE	U3ERIE	—
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimplem	ented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkn	iown
bit 15-10	Unimplemen	ted: Read as '0	,				
bit 9		RT4 Transmitter	•	ole bit			
		request is enab					
1.1.0	•	request is not e		1.11			
bit 8		RT4 Receiver In	•	DIT			
		request is enab request is not e					
bit 7	•	RT4 Error Interru					
		request is enab	•				
		request is not e					
	Unimplemen	ted: Read as '0	,				
bit 6-4	U3TXIE: UART3 Transmitter Interrupt Enable bit						
bit 6-4 bit 3	U3TXIE: UAF			ole bit			
	1 = Interrupt	RT3 Transmitter request is enab	Interrupt Enat	ble bit			
	1 = Interrupt 0 = Interrupt	RT3 Transmitter request is enab request is not e	Interrupt Enat led nabled				
bit 3	1 = Interrupt 0 = Interrupt U3RXIE: UAF	RT3 Transmitter request is enab request is not e RT3 Receiver In	Interrupt Enat led nabled terrupt Enable				
bit 3	1 = Interrupt 0 = Interrupt U3RXIE: UAF 1 = Interrupt	RT3 Transmitter request is enab request is not e RT3 Receiver In request is enab	Interrupt Enat led nabled terrupt Enable led				
bit 3	 1 = Interrupt 0 = Interrupt U3RXIE: UAF 1 = Interrupt 0 = Interrupt 	RT3 Transmitter request is enab request is not e RT3 Receiver In request is enab request is not e	Interrupt Enat led nabled terrupt Enable led nabled				
bit 3	1 = Interrupt 0 = Interrupt U3RXIE: UAF 1 = Interrupt 0 = Interrupt U3ERIE: UAF	RT3 Transmitter request is enab request is not e RT3 Receiver In request is enab request is not e RT3 Error Intern	Interrupt Enat led nabled terrupt Enable led nabled upt Enable bit				
bit 3	1 = Interrupt 0 = Interrupt U3RXIE: UAF 1 = Interrupt 0 = Interrupt U3ERIE: UAF 1 = Interrupt	RT3 Transmitter request is enab request is not e RT3 Receiver In request is enab request is not e	Interrupt Enat led nabled terrupt Enable led nabled upt Enable bit led				

REGISTER 8-19: IEC6: INTERRUPT ENABLE CONTROL REGISTER 6

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	_	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0
_	—	—	LCDIE	_	—	—	—
bit 7			•		•		bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-5	Unimplemen	ted: Read as 'd	D'				
bit 4	LCDIE: LCD	Controller Inter	rupt Enable bit	t			

	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 3-0	Unimplemented: Read as '0'

REGISTER 8-20: IEC7: INTERRUPT ENABLE CONTROL REGISTER 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	_	—
bit 15							bit 8

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	JTAGIE	—				—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5 JTAGIE: JTAG Interrupt Enable bit

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

bit 4-0 Unimplemented: Read as '0'

REGISTER 8-21: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	T1IP2	T1IP1	T1IP0	—	OC1IP2	OC1IP1	OC1IP0			
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—	IC1IP2	IC1IP1	IC1IP0	—	INT0IP2	INT0IP1	INT0IP0			
bit 7							bit (
Legend:										
R = Readabl		W = Writable	DIT	-	nented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	Unimplemer	nted: Read as ')'							
bit 14-12	-									
510 1 1 1 2	T1IP<2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)									
	• 001 = Interrupt is Priority 1									
	000 = Interrupt source is disabled									
bit 11		nted: Read as '								
bit 10-8	OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits									
	111 = Interrupt is Priority 7 (highest priority interrupt)									
	•	. , ,	0	, ,						
	•									
	•	unt in Driarity 1								
		upt is Priority 1 upt source is dis	abled							
bit 7		nted: Read as '								
bit 6-4	-	Input Capture C		runt Priority hit	e					
				• •	3					
	 111 = Interrupt is Priority 7 (highest priority interrupt) • 									
	•									
	001 = Interrupt is Priority 1 000 = Interrupt source is disabled									
bit 3		nted: Read as '								
	-			site						
bit 2-0		: External Interr upt is Priority 7 (
	•		nighest priorit	y interrupt)						
	•									
	•									
		upt is Priority 1 upt source is dis								

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—	T2IP2	T2IP1	T2IP0		OC2IP2	OC2IP1	OC2IP0			
bit 15						•	bit 8			
		D 444 0				D 444 0	D 444 0			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
 bit 7	IC2IP2	IC2IP1	IC2IP0	_	DMA0IP2	DMA0IP1	DMA0IP0 bit (
							bit t			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	iown			
bit 15	Unimplemen	nted: Read as '	ר י							
bit 14-12	-									
	T2IP<2:0>: Timer2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)									
	•									
	•									
	001 = Interrupt is Priority 1									
		upt source is dis								
bit 11	•	nted: Read as '								
bit 10-8	OC2IP<2:0>: Output Compare Channel 2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)									
	111 = Interru	ipt is Priority 7	highest priorit	y interrupt)						
	•									
	•									
		upt is Priority 1 upt source is dis	ahled							
bit 7		nted: Read as '								
bit 6-4	-			rrupt Priority bit	ts					
	IC2IP<2:0>: Input Capture Channel 2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)									
	•									
	•									
	•									
	• 001 = Interru	upt is Priority 1								
		upt is Priority 1 upt source is dis	abled							
bit 3	000 = Interru									
bit 3 bit 2-0	000 = Interru Unimplemen DMA0IP<2:0	ipt source is dis ited: Read as ' >: DMA Chann	o' el 0 Interrupt l	-						
	000 = Interru Unimplemen DMA0IP<2:0	upt source is dis nted: Read as '	o' el 0 Interrupt l	-						
	000 = Interru Unimplemen DMA0IP<2:0	ipt source is dis ited: Read as ' >: DMA Chann	o' el 0 Interrupt l	-						
	000 = Interru Unimplemen DMA0IP<2:0	ipt source is dis ited: Read as ' >: DMA Chann	o' el 0 Interrupt l	-						
	000 = Interru Unimplemen DMA0IP<2:0 111 = Interru	ipt source is dis ited: Read as ' >: DMA Chann	₀ ' el 0 Interrupt I (highest priorit	-						

REGISTER 8-22: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

REGISTER 8-23: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	U1RXIP2	U1RXIP1	U1RXIP0		SPI1IP2	SPI1IP1	SPI1IP0				
bit 15	•		•				bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	SPF1IP2	SPF1IP1	SPF1IP0	_	T3IP2	T3IP1	T3IP0				
bit 7	·						bit				
Legend:											
R = Readabl		W = Writable		-	nented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15	Unimplemen	ted: Read as '	n'								
bit 14-12	-			Priority hits							
	U1RXIP<2:0>: UART1 Receiver Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)										
	•	. , ,		1 /							
	•										
	• 001 = Interru	nt is Priority 1									
	000 = Interrupt source is disabled										
bit 11		ted: Read as '									
bit 10-8	SPI1IP<2:0>: SPI1 Event Interrupt Priority bits										
	111 = Interrupt is Priority 7 (highest priority interrupt)										
	•										
	•										
	001 = Interru	pt is Priority 1									
		pt source is dis	abled								
bit 7	Unimplemen	ted: Read as '	o'								
bit 6-4	SPF1IP<2:0>	: SPI1 Fault In	terrupt Priority	bits							
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)							
	•										
	•										
	001 = Interru	pt is Priority 1									
	000 = Interru	pt source is dis	abled								
bit 3	Unimplemen	ted: Read as '	o'								
bit 2-0	T3IP<2:0>: ⊺	imer3 Interrupt	Priority bits								
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)							
	•										
	•										
	•										
	• 001 = Interru	pt is Priority 1									

REGISTER	(8-24: IPC3:	: INTERRUPT	PRIORITY	CONTROL R	EGISTER 3		
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_		—	—	—	DMA1IP2	DMA1IP1	DMA1IP0
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	AD1IP2	AD1IP1	AD1IP0		U1TXIP2	U1TXIP1	U1TXIP0
bit 7		1				1	bit
Legend:							
R = Readal	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 10-8 bit 7 bit 6-4	<pre>111 = Interru</pre>	>: DMA Chann upt is Priority 7 upt is Priority 1 upt source is dis nted: Read as ' ADC1 Converse pt is Priority 7 (pt is Priority 1 pt source is dis	highest priorit abled o' sion Complete highest priority	y interrupt) Interrupt Priori	ity bits		
bit 3 bit 2-0	Unimplemen U1TXIP<2:0> 111 = Interru • • 001 = Interru	 ited: Read as ' ited: Read a	^{D'} smitter Interrup highest priority	•			

REGISTER 8-25: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	CNIP2	CNIP1	CNIP0	_	CMIP2	CMIP1	CMIP0				
bit 15	·						bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—	MI2C1IP2	MI2C1IP1	MI2C1IP0	—	SI2C1IP2	SI2C1IP1	SI2C1IP0				
bit 7							bit				
Legend:	- In:4		L:+		anniad bit maar						
R = Readable		W = Writable		-	nented bit, read						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown				
bit 15	Unimplemen	ted: Read as ')'								
bit 14-12	-			rupt Priority bit	S						
	CNIP<2:0>: Input Change Notification Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)										
	•										
	•										
	001 = Interrup	ot is Priority 1									
		ot source is dis	abled								
bit 11	Unimplemen	ted: Read as '	כי								
bit 10-8	CMIP<2:0>: Comparator Interrupt Priority bits										
	111 = Interrupt is Priority 7 (highest priority interrupt)										
	•										
	•										
	001 = Interrup	ot is Priority 1									
		ot source is dis	abled								
bit 7	Unimplemen	ted: Read as '	כי								
bit 6-4	MI2C1IP<2:0:	>: Master I2C1	Event Interrup	t Priority bits							
	111 = Interrup	ot is Priority 7 (highest priority	interrupt)							
	•										
	•										
	• • 001 = Interrup	ot is Priority 1									
	• • 001 = Interrup 000 = Interrup	ot is Priority 1 ot source is dis	abled								
bit 3	000 = Interrup										
	000 = Interrup Unimplemen	ot source is dis ted: Read as '(Priority bits							
	000 = Interrup Unimplemen SI2C1IP<2:0>	ot source is dis ted: Read as '(>: Slave I2C1 E	כי	-							
bit 3 bit 2-0	000 = Interrup Unimplemen SI2C1IP<2:0>	ot source is dis ted: Read as '(>: Slave I2C1 E	o' Event Interrupt	-							
	000 = Interrup Unimplemen SI2C1IP<2:0>	ot source is dis ted: Read as '(>: Slave I2C1 E	o' Event Interrupt	-							
	000 = Interrup Unimplemen SI2C1IP<2:0>	ot source is dis ted: Read as 't >: Slave I2C1 E ot is Priority 7 (o' Event Interrupt	-							

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
_			_	_	IC7IP2	IC7IP1	IC7IP0	
oit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-1 R/W	R/W-0	R/W-0	
—	—	—	—	—	INT1IP2	INT1IP1	INT1IP0	
bit 7							bit 0	
Lonordi								
L egend: P – Poadak	alo hit	M = M/ritable b	i+	II – Unimplor	monted hit read	d ac '0'		
R = Readable bit W = Writable bit $H = Value at POP$ $(1)^2 = Rit is set$				U = Unimplemented bit, read as '0'				
-n = value a	= Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				
bit 15-11	Unimplemen	ted: Read as '0	,					
bit 10-8	-	nput Capture Cl		rrupt Priority bit	s			
		ot is Priority 7 (h						
	•		.3	,				
	•							
	•							
	001 = Interru	ot is Priority 1 ot source is disa	bled					
bit 7-3	-	ted: Read as '0						
bit 2-0	-	External Interru		hits				
		ot is Priority 7 (h						
	•		ignest priorit	y menupt)				
	•							
	•							
	• • 001 = Interru	ot is Priority 1 ot source is disa						

REGISTER 8-26: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

REGISTER 8-27: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	T4IP2	T4IP1	T4IP0	—	OC4IP2	OC4IP1	OC4IP0			
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—	OC3IP2	OC3IP1	OC3IP0	—	DMA2IP2	DMA2IP1	DMA2IP0			
bit 7							bit			
Legend:	- 1-:4		L :4			l = = (0)				
R = Readable		W = Writable		-	mented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN			
bit 15	Unimplemen	ted: Read as '	כי							
bit 14-12		imer4 Interrupt								
		pt is Priority 7 (-	interrupt)						
	•									
	•									
	001 = Interru	pt is Priority 1								
	000 = Interru	pt source is dis	abled							
bit 11	Unimplemen	ted: Read as '	כי							
bit 10-8	OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)									
	111 = Interru	pt is Priority 7(highest priority	interrupt)						
	•									
	•									
		pt is Priority 1	ablad							
bit 7		pt source is dis ited: Read as '								
bit 6-4	-	: Output Compa		Intorrunt Priorit	v bite					
Dit 0-4		pt is Priority 7 (-	y bits					
	•	prior nonty / (interrupt)						
	•									
	• 001 - Interru	pt is Priority 1								
		pt source is dis	abled							
bit 3	Unimplemen	ted: Read as '	כ'							
bit 2-0	DMA2IP<2:0	>: DMA Chann	el 2 Interrupt F	riority bits						
	111 = Interru	pt is Priority 7 (highest priority	interrupt)						
	•									
	•									
	• 001 = Interru	pt is Priority 1								

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—	U2TXIP2	U2TXIP1	U2TXIP0		U2RXIP2	U2RXIP1	U2RXIP0			
bit 15			I			L	bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—	INT2IP2	INT2IP1	INT2IP0	—	T5IP2	T5IP1	T5IP0			
bit 7							bit			
Legend:	1. 1.1		1.10							
R = Readab		W = Writable		-	nented bit, read					
-n = Value a	IT POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown			
bit 15	Unimpleme	nted: Read as '	ı'							
bit 14-12	-	>: UART2 Trans		t Priority bite						
511 14-12		pt is Priority 7 (•	•						
	•		inglicer priority	interrupt)						
	•									
	• 001 – Intorru	pt is Priority 1								
		ipt source is dis	abled							
bit 11		nted: Read as '								
bit 10-8	U2RXIP<2:0>: UART2 Receiver Interrupt Priority bits									
		pt is Priority 7 (-	•						
	•									
	•									
	001 = Interru	pt is Priority 1								
	000 = Interru	pt source is dis	abled							
bit 7	Unimplemer	nted: Read as '	כ'							
bit 6-4		: External Interr	• •							
	111 = Interru	pt is Priority 7 (highest priority	interrupt)						
	•									
	•									
		pt is Priority 1								
		pt source is dis								
bit 3	-	nted: Read as '								
bit 2-0		Timer5 Interrupt	-							
	111 = Interru	pt is Priority 7(nignest priority	interrupt)						
	•									
	•									
		pt is Priority 1	ablad							
	uuu = merru	pt source is dis	auleu							

REGISTER 8-29: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	SPI2IP2	SPI2IP1	SPI2IP0	—	SPF2IP2	SPF2IP1	SPF2IP0
bit 7							bit 0

Legend:					
R = Readal	ole bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
bit 15-7	Unimplen	nented: Read as '0'			
bit 6-4	SPI2IP<2	:0>: SPI2 Event Interrupt Pr	iority bits		
	111 = Inte	errupt is Priority 7 (highest p	riority interrupt)		
	•				
	•				
	•	arrupt in Drigrity 1			
		errupt is Priority 1 errupt source is disabled			
bit 3	Unimplen	nented: Read as '0'			
bit 2-0	SPF2IP<2	::0>: SPI2 Fault Interrupt Pr	iority bits		
	111 = Inte	errupt is Priority 7 (highest p	riority interrupt)		
	•				
	•				
	•				

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	IC5IP2	IC5IP1	IC5IP0	_	IC4IP2	IC4IP1	IC4IP0				
oit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	IC3IP2	IC3IP1	IC3IP0		DMA3IP2	DMA3IP1	DMA3IP0				
oit 7							bit C				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15	Unimplemen	ted: Read as '	0'								
bit 14-12	-	Input Capture C		rrupt Priority bi	ts						
	111 = Interru	pt is Priority 7 (highest priority	y interrupt)							
	•										
	•										
	001 = Interru										
		pt source is dis									
bit 11	-	Unimplemented: Read as '0'									
bit 10-8		IC4IP<2:0>: Input Capture Channel 4 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)									
	111 = Interru	pt is Priority 7 (highest priority	y interrupt)							
	•										
	•										
	001 = Interru	pt is Priority 1 pt source is dis	ablad								
bit 7		ited: Read as '									
bit 6-4	-			rrupt Priority bi	te						
DIL 0-4	IC3IP<2:0>: Input Capture Channel 3 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)										
	•			y meen apty							
	•										
	• 001 = Interru	nt is Priority 1									
		pt source is dis	abled								
bit 3		ted: Read as '									
bit 2-0	DMA3IP<2:0	>: DMA Chann	el 3 Interrupt F	Priority bits							
	111 = Interru	pt is Priority 7 (highest priority	y interrupt)							
	•										
	•										
	• 001 = Interru	pt is Priority 1									

REGISTER 8-31: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

					D/A/ 4					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
	OC7IP2	OC7IP1	OC7IP0		OC6IP2	OC6IP1	OC6IP0			
bit 15							bit 8			
		DAMO	D /// 0		D 44/ 4					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
-	OC5IP2	OC5IP1	OC5IP0	—	IC6IP2	IC6IP1	IC6IP0			
bit 7							bit 0			
Legend:										
R = Readabl	le hit	W = Writable	hit	U = Unimplen	nented bit, read	1 as '0'				
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown			
					area		IOWIT			
bit 15	Unimplemen	ted: Read as ')'							
bit 14-12	-			Interrupt Priority	v bits					
		pt is Priority 7 (,					
	•	, , , , , , , , , , , , , , , , , , ,	5 , ,	1,						
	•									
	•	at is Deignity (1								
	001 = Interru	pt is Phonity 1 pt source is dis	abled							
bit 11		ted: Read as '								
bit 10-8	OC6IP<2:0>: Output Compare Channel 6 Interrupt Priority bits									
		pt is Priority 7 (, 510					
	•	, , , , , , , , , , , , , , , , , , ,								
	•									
	•	at is Daisaits 4								
	001 = Interru	pt is Priority 1 pt source is dis	abled							
bit 7		ted: Read as '								
bit 6-4	-			Interrupt Priority	v hite					
		pt is Priority 7 (• •	y 0113					
	•		inglicet priority	(interrupt)						
	•									
	•									
	001 = Interru	pt is Priority 1 pt source is dis	ahled							
bit 3	-	ted: Read as '								
bit 2-0	-			rupt Priority bits	3					
Dit Z U		pt is Priority 7 (5					
	•									
	•									
	•									
	001 = Interru	pt is Priority 1 pt source is dis	ahlad							

REGISTER	0-32. IFCTI				CEGISTER TI				
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		
_	—	—	—	_	DMA4IP2	DMA4IP1	DMA4IP0		
bit 15							bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
	PMPIP2	PMPIP1	PMPIP0	_		_	_		
oit 7							bit (
							_		
Legend:	1. 1.9		1.11			1			
R = Readab		W = Writable		•	mented bit, read				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
bit 7	• • 001 = Interru 000 = Interru	pt is Priority 7(pt is Priority 1 pt source is dis ted: Read as 'i	abled	/ interrupt)					
bit 6-4	111 = Interrup • • 001 = Interrup	Parallel Maste pt is Priority 7 (pt is Priority 1 pt source is dis	highest priority	•					
bit 3-0	Unimplemen	ted: Read as '	0'						

REGISTER 8-33: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

bit 15 U-0 RW-1 RW-0 RW-0 U-0 U-0 U-0 U- — SI2C2IP2 SI2C2IP1 SI2C2IP0 — — — — — — — — — — — — — — — — — — —	U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 U- SI2C2IP2 SI2C2IP1 SI2C2IP0 — — — — — — — — — — — — — — — — — — —	_				_	MI2C2IP2	MI2C2IP1	MI2C2IP0			
 SI2C2IP2 SI2C2IP1 SI2C2IP0 — — — — — — — — — — — — — — — — — — —	bit 15			•			•	bit 8			
bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as '0' bit 10-8 MI2C2IP<2:0>: Master I2C2 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)	U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as '0' bit 10-8 MI2C2IP<2:0>: Master I2C2 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)	_	SI2C2IP2	SI2C2IP1	SI2C2IP0	—	—	—	-			
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as '0' bit 10-8 MI2C2IP<2:0>: Master I2C2 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) 001 = Interrupt is Priority 1 <	bit 7							bit 0			
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as '0' bit 10-8 MI2C2IP<2:0>: Master I2C2 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) 001 = Interrupt is Priority 1 <											
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as '0' bit 10-8 MI2C2IP<2:0>: Master I2C2 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • • • • • • • • • • •	Legend:										
<pre>bit 15-11 Unimplemented: Read as '0' bit 10-8 MI2C2IP<2:0>: Master I2C2 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)</pre>					U = Unimplen	nented bit, read	l as '0'				
bit 10-8 MI2C2IP<2:0>: Master I2C2 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)	-n = Value a	= Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown						
bit 10-8 MI2C2IP<2:0>: Master I2C2 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)											
<pre>111 = Interrupt is Priority 7 (highest priority interrupt)</pre>	bit 15-11	Unimpleme	nted: Read as '	o'							
 i. <	bit 10-8										
000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 SI2C2IP<2:0>: Slave I2C2 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) . . .001 = Interrupt is Priority 1 .000 = Interrupt source is disabled		111 = Interro	upt is Priority 7 (highest priority	v interrupt)						
000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 SI2C2IP<2:0>: Slave I2C2 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) . . 001 = Interrupt is Priority 1 000 = Interrupt source is disabled		•									
000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 SI2C2IP<2:0>: Slave I2C2 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) . . 001 = Interrupt is Priority 1 000 = Interrupt source is disabled		•									
bit 7 Unimplemented: Read as '0' bit 6-4 SI2C2IP<2:0>: Slave I2C2 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)											
bit 6-4 SI2C2IP<2:0>: Slave I2C2 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)		000 = Interro	upt source is dis	abled							
<pre>111 = Interrupt is Priority 7 (highest priority interrupt)</pre>	bit 7	Unimpleme	nted: Read as '	D'							
• • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled	bit 6-4	SI2C2IP<2:0	0>: Slave I2C2 E	Event Interrupt	Priority bits						
• 001 = Interrupt is Priority 1 000 = Interrupt source is disabled		111 = Interru	upt is Priority 7(highest priority	interrupt)						
000 = Interrupt source is disabled											
000 = Interrupt source is disabled		•									
•		001 = Interru	upt is Priority 1								
		000 = Interru	upt source is dis	abled							
bit 3-0 Unimplemented: Read as '0'											

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
—	—	—	_	—	INT4IP2	INT4IP1	INT4IP0	
pit 15							bit 8	
	D/// 4	DAMA	DAMO					
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
	INT3IP2	INT3IP1	INT3IP0	—	—	_		
oit 7							bit (
Legend:								
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'		
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				
	• • 001 = Interrup 000 = Interrup	ot source is dis	abled	interrupt)				
bit 7	Unimplement	ted: Read as ')'					
bit 6-4	111 = Interrup • •	External Interr ot is Priority 7 (
	001 = Interrup 000 = Interrup	ot is Priority 1 ot source is dis	abled					

REGISTER 8-34: IPC13: INTERRUPT PRIORITY CONTROL REGISTER 13

REGISTER 8-35: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

			-			-	
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_		_	_	RTCIP2	RTCIP1	RTCIP0
bit 15						-	bit
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	DMA5IP2	DMA5IP1	DMA5IP0	—	—	—	
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value a	= Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			
	111 = Interru • • 001 = Interru	pt is Priority 7(pt is Priority 1	highest priority	/ interrupt)			
		pt source is dis					
bit 7	•	ted: Read as '					
bit 6-4	111 = Interru • • 001 = Interru	>: DMA Chann pt is Priority 7 (pt is Priority 1 pt source is dis	highest priority	•			
bit 3-0		' i ted: Read as '					
	-						

REGISTER 8-36:

U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 CRCIP2 CRCIP1 CRCIP0 U2ERIP1 U2ERIP0 U2ERIP2 _ ____ bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 U-0 U1ERIP2 U1ERIP1 U1ERIP0 ____ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 CRCIP<2:0>: CRC Generator Error Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 U2ERIP<2:0>: UART2 Error Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 U1ERIP<2:0>: UART1 Error Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) 001 = Interrupt is Priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0' bit 3-0

IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

REGISTER 8-37: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15				•	•	•	bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	—	—	HLVDIP2	HLVDIP1	HLVDIP0
bit 7				•	•	•	bit 0
Legend:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 2-0 HLVDIP<2:0>: High/Low-Voltage Detect Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) •

- 001 = Interrupt is Priority 1
- 000 = Interrupt source is disabled

REGISTER 8-38: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	CTMUIP2	CTMUIP1	CTMUIP0	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

```
bit 6-4 CTMUIP<2:0>: CTMU Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

.

.

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 3-0 Unimplemented: Read as '0'
```

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	U3TXIP2	U3TXIP1	U3TXIP0	_	U3RXIP2	U3RXIP1	U3RXIP0				
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
0-0	U3ERIP2	U3ERIP1	U3ERIP0	0-0	0-0	0-0	0-0				
 bit 7	U3ERIP2	USERIPI	USERIPU	_	_	_	bit (
							bit (
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'					
-n = Value a	e at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkn	iown				
bit 15	Unimplemen	ted: Read as ')'								
bit 14-12	U3TXIP<2:0>: UART3 Transmitter Interrupt Priority bits										
	111 = Interrup	111 = Interrupt is Priority 7 (highest priority interrupt)									
	•										
	•	•									
	001 = Interrupt is Priority 1										
	000 = Interru	ot source is dis	abled								
bit 11	Unimplemen	ted: Read as ')'								
bit 10-8	U3RXIP<2:0>	UART3 Rece	iver Interrupt I	Priority bits							
	111 = Interrup	ot is Priority 7 (highest priority	/ interrupt)							
	•										
	•										
	001 = Interrup	ot is Priority 1									
	001 = Interrup 000 = Interrup	ot is Priority 1 ot source is dis	abled								
bit 7	000 = Interru										
	000 = Interru Unimplemen	ot source is dis)'	rity bits							
	000 = Interru Unimplemen U3ERIP<2:0>	ot source is dis ted: Read as '()' Interrupt Prior								
	000 = Interru Unimplemen U3ERIP<2:0>	ot source is dis ted: Read as '(-: UART3 Error)' Interrupt Prior								
	000 = Interru Unimplemen U3ERIP<2:0>	ot source is dis ted: Read as '(-: UART3 Error)' Interrupt Prior								
bit 7 bit 6-4	000 = Interru Unimplemen U3ERIP<2:0>	ot source is dis ted: Read as '(:: UART3 Error ot is Priority 7 ()' Interrupt Prior								
	000 = Interrup Unimplemen U3ERIP<2:0> 111 = Interrup	ot source is dis ted: Read as '(:: UART3 Error ot is Priority 7 (₎ , Interrupt Prior highest priority								

REGISTER 8-39: IPC20: INTERRUPT PRIORITY CONTROL REGISTER 20

REGISTER 8-40: IPC21: INTERRUPT PRIORITY CONTROL REGISTER 21

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	U4ERIP2 U4ERIP1		U4ERIP0	—	—	—	—
bit 15	pit 15						bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	_	—	—	—	—
bit 7	t 7						bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit		bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			iown
bit 15	Unimplement	ted: Read as 'd)'				
bit 14-12	U4ERIP<2:0>	UART4 Error	Interrupt Prior	ity bits			
	111 = Interrup	ot is Priority 7 (I	highest priority	interrupt)			
	•						
	•						
	001 = Interrup	ot is Priority 1					
		ot source is disa	abled				
bit 11-0	Unimplement	ted: Read as 'd)'				

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15					•		bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	U4TXIP2	U4TXIP1	U4TXIP0		U4RXIP2	U4RXIP1	U4RXIP0
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at POR (1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown		
bit 6-4 bit 3 bit 2-0	111 = Interrup • • 001 = Interrup 000 = Interrup Unimplement	: UART4 Trans ot is Priority 7 (ot is Priority 1 ot source is dis ted: Read as ' : UART4 Rece	highest priority abled)'	interrupt)			

REGISTER 8-42: IPC25: INTERRUPT PRIORITY CONTROL REGISTER 25

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	—	—	—		—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	—	—	LCDIP2	LCDIP1	LCDIP0
bit 7							bit 0
Legend:							
R = Readable bit $W = Writable bit$		hit	II = II nimplemented hit read as '0'				

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

- LCDIP<2:0>: LCD Controller Interrupt Priority bits
 - 111 = Interrupt is Priority 7 (highest priority interrupt)
 - •

bit 2-0

- •
- 001 = Interrupt is Priority 1
- 000 = Interrupt source is disabled

REGISTER 8-43: IPC29: INTERRUPT PRIORITY CONTROL REGISTER 29

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	-	—	_	—	—	—	—		
bit 15							bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
	JTAGIP2	JTAGIP1	JTAGIP0	—	—				
bit 7						bit 0			
Legend:									
R = Readable bit		W = Writable bit		U = Unimplem	nented bit, read	nted bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			

REGISTER 8-44: INTTREG: INTERRUPT CONTROLLER TEST REGISTER

R-0, HSC	U-0	R/W-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC		
CPUIRQ	—	VHOLD	_	ILR3	ILR2	ILR1	ILR0		
bit 15							bit 8		
U-0	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC		
	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUMO		
bit 7							bit (
Legend:		HSC = Hardw	are Settable/C	learable bit					
R = Readabl	e bit	W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 14 bit 13	 0 = No interrupt request is unacknowledged Unimplemented: Read as '0' VHOLD: Vector Number Capture Configuration bit 1 = The VECNUMx bits contain the value of the highest priority pending interrupt 0 = The VECNUMx bits contain the value of the last Acknowledged interrupt (i.e., the last interrupt the value of the last Acknowledged interrupt (i.e., the last interrupt the value of the last Acknowledged interrupt (i.e., the last interrupt the value of the last Acknowledged interrupt (i.e., the last interrupt the value of the last Acknowledged interrupt (i.e., the last interrupt the value of the last Acknowledged interrupt (i.e., the last interrupt the value of the last Acknowledged interrupt (i.e., the last interrupt the value of the last Acknowledged interrupt (i.e., the last interrupt the value of the last Acknowledged interrupt (i.e., the last interrupt the value of the last Acknowledged interrupt (i.e., the last interrupt the value of the last Acknowledged interrupt (i.e., the last interrupt the value of value of the value of th						•		
bit 12	has occurred with higher priority than the CPU, even if other interrupts are pending)								
bit 11-8	Unimplemented: Read as '0' ILR<3:0>: New CPU Interrupt Priority Level bits								
	1111 = CPU • •	Interrupt Priorit	y Level is 15						
	0000 = CPU Interrupt Priority Level is 0								
bit 7	Unimplemented: Read as '0'								
bit 6-0	VHOLD = 1: VHOLD = 0:	D>: Vector Num The VECNUM The VECNUM currently being	t bits indicate the bits indic	e vector numbe	er (from 0 to 11	8) of the last int	errupt to occu		

8.4 Interrupt Setup Procedures

8.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS (INTCON1<15>) control bit if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note:	At a device Reset, the IPCx registers are					
	initialized, such that all user interrupt					
	sources are assigned to Priority Level 4.					

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

8.4.2 INTERRUPT SERVICE ROUTINE (ISR)

The method that is used to declare an Interrupt Service Routine (ISR) and initialize the IVT with the correct vector address will depend on the programming language (i.e., 'C' or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles; otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

8.4.3 TRAP SERVICE ROUTINE (TSR)

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

8.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to Priority Level 7 by inclusive ORing the value 0Eh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (Levels 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of Priority Levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

NOTES:
9.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "Oscillator" (DS39700) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The oscillator system for PIC24FJ128GA310 family devices has the following features:

- A total of four external and internal oscillator options as clock sources, providing 11 different clock modes
- On-chip 4x PLL to boost internal operating frequency on select internal and external oscillator sources

- Software-controllable switching between various clock sources
- Software-controllable postscaler for selective clocking of CPU for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- A separate and independently configurable system clock output for synchronizing external hardware

A simplified diagram of the oscillator system is shown in Figure 9-1.



FIGURE 9-1: PIC24FJ128GA310 FAMILY CLOCK DIAGRAM

9.1 CPU Clocking Scheme

The system clock source can be provided by one of four sources:

- Primary Oscillator (POSC) on the OSCI and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins
- Fast Internal RC (FRC) Oscillator
- · Low-Power Internal RC (LPRC) Oscillator

The primary oscillator and FRC sources have the option of using the internal 4x PLL. The frequency of the FRC clock source can optionally be reduced by the programmable clock divider. The selected clock source generates the processor and peripheral clock sources.

The processor clock source is divided by two to produce the internal instruction cycle clock, FcY. In this document, the instruction cycle clock is also denoted by Fosc/2. The internal instruction cycle clock, Fosc/2, can be provided on the OSCO I/O pin for some operating modes of the primary oscillator.

9.2 Initial Configuration on POR

The oscillator source (and operating mode) that is used at a device Power-on Reset event is selected using Configuration bit settings. The Oscillator Configuration bit settings are located in the Configuration registers in the program memory (refer to Section 29.0 "Special Features" for further details). The Primary Oscillator Configuration bits, POSCMD<1:0> (Configuration Word 2<1:0>), and the Initial Oscillator Select Configuration bits. FNOSC<2:0> (Configuration Word 2<10:8>), select the oscillator source that is used at a Power-on Reset. The FRC Primary Oscillator with Postscaler (FRCDIV) is the default (unprogrammed) selection. The Secondary Oscillator (SOSC), or one of the internal oscillators, may be chosen by programming these bit locations.

The Configuration bits allow users to choose between the various clock modes, shown in Table 9-1.

9.2.1 CLOCK SWITCHING MODE CONFIGURATION BITS

The FCKSM<1:0> Configuration bits (Configuration Word 2<7:6>) are used to jointly configure device clock switching and the Fail-Safe Clock Monitor (FSCM). Clock switching is enabled only when FCKSM1 is programmed ('0'). The FSCM is enabled only when the FCKSM<1:0> bits are both programmed ('00').

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Note
Fast RC Oscillator with Postscaler (FRCDIV)	Internal	11	111	1, 2
(Reserved)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	11	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	11	100	1
Primary Oscillator (XT) with PLL Module (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL Module (ECPLL)	Primary	00	011	
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	
Fast RC Oscillator with PLL Module (FRCPLL)	Internal	11	001	1
Fast RC Oscillator (FRC)	Internal	11	000	1

TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSCO pin function is determined by the OSCIOFCN Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

9.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers:

- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 9-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources. The CLKDIV register (Register 9-2) controls the features associated with Doze mode, as well as the postscaler for the FRC oscillator.

The OSCTUN register (Register 9-3) allows the user to fine tune the FRC oscillator over a range of approximately $\pm 1.5\%$. Each bit increment or decrement changes the factory calibrated frequency of the FRC oscillator by a fixed amount.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-0	R-0	R-0	U-0	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾
_	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0
bit 15							bit 8

R/SO-0	R/W-0	R-0 ⁽³⁾	U-0	R/CO-0	R/W-0	R/W-0	R/W-0
CLKLOCK	IOLOCK ⁽²⁾	LOCK	—	CF	POSCEN	SOSCEN	OSWEN
bit 7							bit 0

Legend:	CO = Clearable Only bit	SO = Settable Only bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

- bit 14-12 **COSC<2:0>:** Current Oscillator Selection bits
 - 111 = Fast RC Oscillator with Postscaler (FRCDIV)
 - 110 = Reserved
 - 101 = Low-Power RC Oscillator (LPRC)
 - 100 = Secondary Oscillator (SOSC)
 - 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
 - 010 = Primary Oscillator (XT, HS, EC)
 - 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
 - 000 = Fast RC Oscillator (FRC)
- bit 11 Unimplemented: Read as '0'

bit 10-8 NOSC<2:0>: New Oscillator Selection bits⁽¹⁾

- 111 = Fast RC Oscillator with Postscaler (FRCDIV)
- 110 = Reserved
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
- 010 = Primary Oscillator (XT, HS, EC)
- 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
- 000 = Fast RC Oscillator (FRC)
- Note 1: Reset values for these bits are determined by the FNOSCx Configuration bits.
 - 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1' once the IOLOCK bit is set, it cannot be cleared.
 - 3: This bit also resets to '0' during any valid clock switch or whenever a Non-PLL Clock mode is selected.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enabled bit
	If FSCM is Enabled (FCKSM1 = 1):
	1 = Clock and PLL selections are locked
	0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit
	If FSCM is Disabled (FCKSM1 = 0):
	Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.
bit 6	IOLOCK: I/O Lock Enable bit ⁽²⁾
	1 = I/O lock is active
	0 = I/O lock is not active
bit 5	LOCK: PLL Lock Status bit ⁽³⁾
	1 = PLL module is in lock or PLL module start-up timer is satisfied
	0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
bit 4	Unimplemented: Read as '0'
bit 3	CF: Clock Fail Detect bit
	1 = FSCM has detected a clock failure
	0 = No clock failure has been detected
bit 2	POSCEN: Primary Oscillator Sleep Enable bit
	1 = Primary oscillator continues to operate during Sleep mode
	0 = Primary oscillator is disabled during Sleep mode
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit
	1 = Enables Secondary Oscillator
	0 = Disables Secondary Oscillator
bit 0	OSWEN: Oscillator Switch Enable bit
	1 = Initiates an oscillator switch to a clock source specified by the NOSC<2:0> bits
	0 = Oscillator switch is complete
Note 1	Poset values for these bits are determined by the ENOSCY Configuration bits

- **Note 1:** Reset values for these bits are determined by the FNOSCx Configuration bits.
 - 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1' once the IOLOCK bit is set, it cannot be cleared.
 - 3: This bit also resets to '0' during any valid clock switch or whenever a Non-PLL Clock mode is selected.

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1
ROI	DOZE2	DOZE1	DOZE0	DOZEN ⁽¹⁾	RCDIV2	RCDIV1	RCDIV0
oit 15							bit
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	—	—	—	—	—	—
bit 7							bit (
Legend:							
R = Readabl	le bit	W = Writable I	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkr	nown
bit 14-12	DOZE<2:0>: 111 = 1:128 110 = 1:64 101 = 1:32 100 = 1:16 011 = 1:8	s have no effect CPU Periphera					
	010 = 1:4 001 = 1:2 000 = 1:1						
bit 11	001 = 1:2 000 = 1:1 DOZEN: DOZ 1 = DOZE<2	ZE Enable bit ⁽¹⁾ :0> bits specify pheral clock rai		heral clock ratio)		

REGISTER 9-2: CLKDIV: CLOCK DIVIDER REGISTER

Note 1: This bit is automatically cleared when the ROI bit is set and an interrupt occurs.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	_		—	
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—			TUN<	:5:0> (1)			
bit 7							bit 0	
Legend:								
R = Readat	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'		
-n = Value at POR '1' = Bit i				'0' = Bit is cleared x = Bit is unknow			nown	
bit 15-6	Unimplemen	ted: Read as '	0'					
bit 5-0	TUN<5:0>: F	RC Oscillator T	uning bits ⁽¹⁾					
	011111 = Ma	ximum frequer	ncy deviation					
	011110 =							
	•							
	•							
	• 000001 =							
		nter frequency	. oscillator is ri	unning at factor	v calibrated fre	auencv		
	111111 =		,		,)		
	•							
	•							
	•							
	100001 =	nimum frequen	cy deviation					
	100000 = Minimum frequency deviation							

REGISTER 9-3: OSCTUN: FRC OSCILLATOR TUNE REGISTER

Note 1: Increments or decrements of TUN<5:0> may not change the FRC frequency in equal steps over the FRC tuning range and may not be monotonic.

9.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note: The Primary Oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMDx Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

9.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSMx Configuration bits in CW2 must be programmed to '00'. (Refer to **Section 29.1 "Configuration Bits"** for further details.) If the FCKSMx Configuration bits are unprogrammed ('1x'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSCx bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

9.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSCx bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bits values are transferred to the COSCx bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or SOSC (if SOSCEN remains set).
 - Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
 - 2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

A recommended code sequence for a clock switch includes the following:

- 1. Disable interrupts during the OSCCON register unlock and write sequence.
- 2. Execute the unlock sequence for the OSCCON high byte by writing 78h and 9Ah to OSCCON<15:8> in two back-to-back instructions.
- 3. Write new oscillator source to the NOSCx bits in the instruction immediately following the unlock sequence.
- Execute the unlock sequence for the OSCCON low byte by writing 46h and 57h to OSCCON<7:0> in two back-to-back instructions.
- 5. Set the OSWEN bit in the instruction immediately following the unlock sequence.
- 6. Continue to execute code that is not clock-sensitive (optional).
- 7. Invoke an appropriate amount of software delay (cycle counting) to allow the selected oscillator and/or PLL to start and stabilize.
- Check to see if OSWEN is '0'. If it is, the switch was successful. If OSWEN is still set, then check the LOCK bit to determine the cause of failure.

The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 9-1.

EXAMPLE 9-1: BASIC CODE SEQUENCE FOR CLOCK SWITCHING

;Place the new oscillator selection in WO
;OSCCONH (high byte) Unlock Sequence
MOV #OSCCONH, w1
MOV #0x78, w2
MOV #0x9A, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Set new oscillator selection
MOV.b WREG, OSCCONH
;OSCCONL (low byte) unlock sequence
MOV #OSCCONL, w1
MOV #0x46, w2
MOV #0x57, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Start oscillator switch operation
BSET OSCCON, #0

9.5 Secondary Oscillator (SOSC)

9.5.1 BASIC SOSC OPERATION

PIC24FJ128GA310 family devices do not have to set the SOSCEN bit to use the Secondary Oscillator. Any module requiring the SOSC (such as RTCC, Timer1 or DSWDT) will automatically turn on the SOSC when the clock signal is needed. The SOSC, however, has a long start-up time. To avoid delays for peripheral start-up, the SOSC can be manually started using the SOSCEN bit.

To use the Secondary Oscillator, the SOSCSEL bit (CW3<8>) must be set (= 1). Programming SOSCSEL (= 0) configures the SOSC pins for Digital mode, enabling digital input functionality on the pins.

9.5.2 EXTERNAL (DIGITAL) CLOCK MODE (SCLKI)

The SOSC can also be configured to run from an external 32 kHz clock source, rather than the internal oscillator. In this mode, also referred to as Digital mode, the clock source provided on the SCLKI pin is used to clock any modules that are configured to use the Secondary Oscillator. In this mode, the crystal driving circuit is disabled and the SOSCEN bit (OSCCON<1>) has no effect.

9.5.3 SOSC LAYOUT CONSIDERATIONS

The pinout limitations on low pin count devices, such as those in the PIC24FJ128GA310 family, may make the SOSC more susceptible to noise than other PIC24FJ devices. Unless proper care is taken in the design and layout of the SOSC circuit, this external noise may introduce inaccuracies into the oscillator's period.

Note: A typical 50K ESR (65K-70K Max) crystal is recommended for the reliable operation of the SOSC. The duty cycle of the SOSC output can be measured on the REFO pin and is recommended to be within ±15% from a 50% duty cycle. In general, the crystal circuit connections should be as short as possible. It is also good practice to surround the crystal circuit with a ground loop or ground plane. For more information on crystal circuit design, please refer to **"Oscillator"** (DS39700) in the *"dsPIC33/PIC24 Family Reference Manual"*. Additional information is also available in these Microchip Application Notes:

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PICmicro[®] Devices" (DS00826)
- AN849, "Basic PICmicro[®] Oscillator Design" (DS00849).

9.6 Reference Clock Output

In addition to the CLKO output (Fosc/2) available in certain oscillator modes, the device clock in the PIC24FJ128GA310 family devices can also be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.

This reference clock output is controlled by the REFOCON register (Register 9-4). Setting the ROEN bit (REFOCON<15>) makes the clock signal available on the REFO pin. The RODIVx bits (REFOCON<11:8>) enable the selection of 16 different clock divider options.

The ROSSLP and ROSEL bits (REFOCON<13:12>) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator on OSC1 and OSC2, or the current system clock source, is used for the reference clock output. The ROSSLP bit determines if the reference source is available on REFO when the device is in Sleep mode.

To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for one of the primary modes (EC, HS or XT). Otherwise, if the POSCEN bit is also not set, the oscillator on OSC1 and OSC2 will be powered down when the device enters Sleep mode. Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches.

REGISTER 9-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ROEN	0-0	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0
bit 15		RUSSLF	RUJEL	RODIV3	RODIVZ	RODIVI	bit
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
-	—	—	_	—	—	—	—
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimplem	ented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15		ence Oscillator	Output Enable	a hit			
	1 = Reference	e oscillator is en e oscillator is dis	abled on the l				
bit 14	Unimplemen	ted: Read as '0	,				
bit 13	ROSSLP: Re	ference Oscillat	or Output Sto	p in Sleep bit			
	1 = Reference	e oscillator cont	inues to run in	Sleep			
	0 = Reference	e oscillator is dis	sabled in Slee	р			
bit 12		erence Oscillato					
		oscillator is used					enabled usin
		C<2:0> bits; the clock is used as					he device
bit 11-8	•	Reference Osc				in switching of t	
		clock value divi					
			ded by 32 768				
	1110 = Base	clock value divi	•	3			
	1101 = Base	clock value divi clock value divi	ded by 16,384 ded by 8,192	3			
	1101 = Base 1100 = Base	clock value divi clock value divi clock value divi	ded by 16,384 ded by 8,192 ded by 4,096	3			
	1101 = Base 1100 = Base 1011 = Base	clock value divi clock value divi clock value divi clock value divi	ded by 16,384 ded by 8,192 ded by 4,096 ded by 2,048	3			
	1101 = Base 1100 = Base 1011 = Base 1010 = Base	clock value divi clock value divi clock value divi clock value divi clock value divi	ded by 16,384 ded by 8,192 ded by 4,096 ded by 2,048 ded by 1,024	3			
	1101 = Base 1100 = Base 1011 = Base 1010 = Base 1001 = Base	clock value divi clock value divi clock value divi clock value divi	ded by 16,384 ded by 8,192 ded by 4,096 ded by 2,048 ded by 1,024 ded by 512	3			
	1101 = Base 1100 = Base 1011 = Base 1010 = Base 1001 = Base 1000 = Base 0111 = Base	clock value divi clock value divi	ded by 16,384 ded by 8,192 ded by 4,096 ded by 2,048 ded by 1,024 ded by 512 ded by 256 ded by 128	3			
	1101 = Base 1100 = Base 1011 = Base 1010 = Base 1001 = Base 0111 = Base 0110 = Base	clock value divi clock value divi	ded by 16,384 ded by 8,192 ded by 4,096 ded by 2,048 ded by 1,024 ded by 512 ded by 256 ded by 128 ded by 64	3			
	1101 = Base 1100 = Base 1011 = Base 1010 = Base 1001 = Base 0111 = Base 0110 = Base 0101 = Base	clock value divi clock value divi	ded by 16,384 ded by 8,192 ded by 4,096 ded by 2,048 ded by 1,024 ded by 512 ded by 512 ded by 256 ded by 128 ded by 64 ded by 32	3			
	1101 = Base 1100 = Base 1011 = Base 1001 = Base 1000 = Base 0111 = Base 0110 = Base 0101 = Base 0100 = Base	clock value divi clock value divi	ded by 16,384 ded by 8,192 ded by 4,096 ded by 2,048 ded by 1,024 ded by 512 ded by 512 ded by 256 ded by 128 ded by 64 ded by 32 ded by 16	3			
	1101 = Base 1100 = Base 1011 = Base 1001 = Base 1000 = Base 0111 = Base 0110 = Base 0101 = Base 0100 = Base 0011 = Base	clock value divi clock value divi	ded by 16,384 ded by 8,192 ded by 4,096 ded by 2,048 ded by 1,024 ded by 512 ded by 512 ded by 256 ded by 128 ded by 64 ded by 32 ded by 16 ded by 8	3			
	1101 = Base 1100 = Base 1011 = Base 1001 = Base 1000 = Base 0111 = Base 0110 = Base 0101 = Base 0100 = Base 0011 = Base 0011 = Base	clock value divi clock value divi	ded by 16,384 ded by 8,192 ded by 4,096 ded by 2,048 ded by 1,024 ded by 512 ded by 512 ded by 256 ded by 128 ded by 64 ded by 32 ded by 16 ded by 8 ded by 4	3			
	1101 = Base 1100 = Base 1011 = Base 1001 = Base 1000 = Base 0111 = Base 0110 = Base 0101 = Base 0100 = Base 0011 = Base 0011 = Base	clock value divi clock value divi	ded by 16,384 ded by 8,192 ded by 4,096 ded by 2,048 ded by 1,024 ded by 512 ded by 512 ded by 256 ded by 128 ded by 64 ded by 32 ded by 16 ded by 8 ded by 4	3			

NOTES:

10.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of this group of PIC24FJ devices. It is not intended to be a comprehensive reference source. For more information, refer to "Power-Saving Features with VBAT" (DS30622) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The PIC24FJ128GA310 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked reduces consumed power.

PIC24FJ128GA310 family devices manage power consumption with five strategies:

- Instruction-Based Power Reduction Modes
- Hardware-Based Power Reduction Features
- Clock Frequency Control
- · Software Controlled Doze Mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

10.1 Overview of Power-Saving Modes

In addition to full-power operation, otherwise known as Run mode, the PIC24FJ128GA310 family of devices offers three Instruction-Based, Power-Saving modes and one Hardware-Based mode:

- Idle
- Sleep (Sleep and Low-Voltage Sleep)
- Deep Sleep
- VBAT (with and without RTCC)

All four modes can be activated by powering down different functional areas of the microcontroller, allowing progressive reductions of operating and Idle power consumption. In addition, three of the modes can be tailored for more power reduction, at a trade-off of some operating features. Table 10-1 lists all of the operating modes, in order of increasing power savings. Table 10-2 summarizes how the microcontroller exits the different modes. Specific information is provided in the following sections.

				Active Systems	6			
Mode	Entry	Core	Peripherals	Data RAM Retention	RTCC ⁽¹⁾	DSGPR0/ DSGPR1 Retention		
Run (default)	N/A	Y	Y	Y	Y	Y		
Idle	Instruction	Ν	Y	Y	Y	Y		
Sleep:	Sleep:							
Sleep	Instruction	Ν	S ⁽²⁾	Y	Y	Y		
Low-Voltage Sleep	Instruction + RETEN bit	Ν	S ⁽²⁾	Y	Y	Y		
Deep Sleep:								
Deep Sleep	Instruction + DSEN bit	Ν	Ν	Ν	Y	Y		
VBAT:								
with RTCC	Hardware	Ν	N	Ν	Y	Y		

TABLE 10-1: OPERATING MODES FOR PIC24FJ128GA310 FAMILY DEVICES

Note 1: If RTCC is otherwise enabled in firmware.

2: A select peripheral can operate during this mode from LPRC or some external clock.

TABLE 10-2: EXITING POWER SAVING MODES

		Code							
Mode	Interrupts Resets				RTCC	WDT	Vdd	Execution	
	All	INT0	All	POR	MCLR	Alarm	WDI	Restore	Resumes ⁽²⁾
Idle	Y	Y	Y	Y	Y	Y	Y	N/A	Next Instruction
Sleep (all modes)	Y	Y	Y	Y	Y	Y	Y	N/A	
Deep Sleep	Ν	Y	Ν	Y	Y	Y	Y(1)	N/A	Reset Vector
VBAT	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Y	Reset Vector

Note 1: Deep Sleep WDT.

2: Code execution resumption is also valid for all the exit conditions; for example, a MCLR and POR exit will cause code execution from the Reset vector.

10.1.1 INSTRUCTION-BASED POWER-SAVING MODES

Three of the power-saving modes are entered through the execution of the PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. Deep Sleep mode stops clock operation, code execution and all peripherals, except RTCC and DSWDT. It also freezes I/O states and removes power to Flash memory and may remove power to SRAM.

The assembly syntax of the PWRSAV instruction is shown in Example 10-1. Sleep and Idle modes are entered directly with a single assembler command. Deep Sleep requires an additional sequence to unlock and enable the entry into Deep Sleep, which is described in Section 10.4.1 "Entering Deep Sleep Mode".

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device. To enter Deep Sleep, the DSCON<0> bit should be cleared before setting the DSEN bit, Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

The features enabled with the low-voltage/retention regulator results in some changes to the way that Sleep mode behaves. See **Section 10.3** "**Sleep Mode**".

10.1.1.1 Interrupts Coincident with Power Save Instructions

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep/Deep Sleep or Idle mode has completed. The device will then wake-up from Sleep/Deep Sleep or Idle mode.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

// Synt PWRSAV		nter Sleep mode: #SLEEP_MODE	;	Put the device into SLEEP mode
//				
//Synat	x to en	ter Idle mode:		
PWRSAV		#IDLE_MODE	;	Put the device into IDLE mode
11				
// Synt	ax to e	nter Deep Sleep mod	le:	
// Firs	t use t	he unlock sequence	to	set the DSEN bit (see Example 10-2)
CLR	DSCON			
CLR	DSCON		;	(repeat the command)
BSET	DSCON,	#DSEN	;	Enable Deep Sleep
BSET	DSCON,	#DSEN	;	Enable Deep Sleep (repeat the command)
PWRSAV		#SLEEP_MODE	;	Put the device into Deep SLEEP mode

10.1.2 HARDWARE-BASED POWER-SAVING MODE

The hardware-based VBAT mode does not require any action by the user during code development. Instead, it is a hardware design feature that allows the micro-controller to retain critical data (using the DSGPRx registers) and maintain the RTCC when VDD is removed from the application. This is accomplished by supplying a backup power source to a specific power pin. VBAT mode is described in more detail in Section 10.5 "Vbat Mode".

10.1.3 LOW-VOLTAGE/RETENTION REGULATOR

PIC24FJ128GA310 family devices incorporate a second on-chip voltage regulator, designed to provide power to select microcontroller features at 1.2V nominal. This regulator allows features, such as data RAM and the WDT, to be maintained in power-saving modes where they would otherwise be inactive, or maintain them at a lower power than would otherwise be the case.

The low-voltage/retention regulator is only available when Sleep or Deep Sleep modes are invoked. It is controlled by the LPCFG Configuration bit (CW1<10>) and in firmware by the RETEN bit (RCON<12>). LPCFG must be programmed (= 0) and the RETEN bit must be set (= 1) for the regulator to be enabled.

10.2 Idle Mode

Idle mode has these features:

- The CPU will stop executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.8 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

10.3 Sleep Mode

Sleep mode includes these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT or RTCC, with LPRC as clock source, is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items, such as the Input Change Notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- On any interrupt source that is individually enabled
- · On any form of device Reset
- · On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

10.3.1 LOW-VOLTAGE/RETENTION SLEEP MODE

Low-Voltage/Retention Sleep mode functions as Sleep mode with the same features and wake-up triggers. The difference is that the low-voltage/retention regulator allows core digital logic voltage (VCORE) to drop to 1.2V nominal. This permits an incremental reduction of power consumption over what would be required if VCORE was maintained at a 1.8V (minimum) level.

Low-Voltage Sleep mode requires a longer wake-up time than Sleep mode, due to the additional time required to bring VCORE back to 1.8V (known as TREG). In addition, the use of the low-voltage/retention regulator limits the amount of current that can be sourced to any active peripherals, such as the RTCC/LCD, etc.

10.4 Deep Sleep Mode

Deep Sleep mode provides the lowest levels of power consumption available from the Instruction-Based modes.

Deep Sleep modes have these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum.
- The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Deep Sleep mode if the WDT or RTCC with LPRC as clock source is enabled.
- The dedicated Deep Sleep WDT and BOR systems, if enabled, are used.
- The RTCC and its clock source continue to run, if enabled. All other peripherals are disabled.

Entry into Deep Sleep mode is completely under software control. Exit from the Deep Sleep modes can be triggered from any of the following events:

- POR event
- MCLR event
- RTCC alarm (If the RTCC is present)
- External Interrupt 0
- Deep Sleep Watchdog Timer (DSWDT) time-out

10.4.1 ENTERING DEEP SLEEP MODE

Deep Sleep mode is entered by setting the DSEN bit in the DSCON register, and then executing a Sleep command (PWRSAV #SLEEP_MODE) within one instruction cycle, to minimize the chance that Deep Sleep will be spuriously entered.

If the PWRSAV command is not given within one instruction cycle, the DSEN bit will be cleared by the hardware and must be set again by the software before entering Deep Sleep mode. The DSEN bit is also automatically cleared when exiting Deep Sleep mode.

Note: To re-enter Deep Sleep after a Deep Sleep wake-up, allow a delay of at least 3 TcY after clearing the RELEASE bit. The sequence to enter Deep Sleep mode is:

- If the application requires the Deep Sleep WDT, enable it and configure its clock source. For more information on Deep Sleep WDT, see Section 10.4.5 "Deep Sleep WDT".
- If the application requires Deep Sleep BOR, enable it by programming the DSBOREN Configuration bit (FDS<6>).
- 3. If the application requires wake-up from Deep Sleep on RTCC alarm, enable and configure the RTCC module. For more information on RTCC, see Section 22.0 "Real-Time Clock and Calendar (RTCC)".
- 4. If needed, save any critical application context data by writing it to the DSGPR0 and DSGPR1 registers (optional).
- 5. Enable Deep Sleep mode by setting the DSEN bit (DSCON<15>).
- Note: A repeat sequence is required to set the DSEN bit. The repeat sequence (repeating the instruction twice) is required to write into any of the Deep Sleep registers (DSCON, DSWAKE, DSGPR0, DSGPR1). This is required to avoid the user from entering Deep Sleep by mistake. Any write to these registers has to be done twice to actually complete the write (see Example 10-2).
- 6. Enter Deep Sleep mode by issuing three NOP commands and then a PWRSAV #0 instruction.

Any time the DSEN bit is set, all bits in the DSWAKE register will be automatically cleared.

EXAMPLE 10-2: THE REPEAT SEQUENCE

Example 1:	
mov #8000, w2	; enable DS
mov w2, DSCON	
mov w2, DSCON	; second write required to
	actually write to DSCON
Example 2:	
bset DSCON, #15	
nop	
nop	
nop	
bset DSCON, #15	; enable DS (two writes required)

10.4.2 EXITING DEEP SLEEP MODES

Deep Sleep modes exit on any one of the following events:

- POR event on VDD supply. If there is no DSBOR circuit to re-arm the VDD supply POR circuit, the external VDD supply must be lowered to the natural arming voltage of the POR circuit.
- DSWDT time-out. When the DSWDT timer times out, the device exits Deep Sleep.
- RTCC alarm (if RTCEN = 1).
- Assertion ('0') of the MCLR pin.
- Assertion of the INT0 pin (if the interrupt was enabled before Deep Sleep mode was entered). The polarity configuration is used to determine the assertion level ('0' or '1') of the pin that will cause an exit from Deep Sleep mode. Exiting from Deep Sleep mode requires a change on the INT0 pin while in Deep Sleep mode.

Note: Any interrupt pending, when entering Deep Sleep mode, is cleared.

Exiting Deep Sleep generally does not retain the state of the device and is equivalent to a Power-on Reset (POR) of the device. Exceptions to this include the RTCC (if present), which remains operational through the wake-up, the DSGPRx registers and DSWDT.

Wake-up events that occur from the time Deep Sleep exits, until the time the POR sequence completes, are not ignored. The DSWAKE register will capture ALL wake-up events, from DSEN set to RELEASE clear.

The sequence for exiting Deep Sleep mode is:

- 1. After a wake-up event, the device exits Deep Sleep and performs a POR. The DSEN bit is cleared automatically. Code execution resumes at the Reset vector.
- To determine if the device exited Deep Sleep, read the Deep Sleep bit, DPSLP (RCON<10>). This bit will be set if there was an exit from Deep Sleep mode. If the bit is set, clear it.
- 3. Determine the wake-up source by reading the DSWAKE register.
- Determine if a DSBOR event occurred during Deep Sleep mode by reading the DSBOR bit (DSCON<1>).
- 5. If application context data has been saved, read it back from the DSGPR0 and DSGPR1 registers.
- 6. Clear the RELEASE bit (DSCON<0>).

10.4.3 SAVING CONTEXT DATA WITH THE DSGPRx REGISTERS

As exiting Deep Sleep mode causes a POR, most Special Function Registers reset to their default POR values. In addition, because VCORE power is not supplied in Deep Sleep mode, information in data RAM may be lost when exiting this mode.

Applications which require critical data to be saved prior to Deep Sleep may use the Deep Sleep General Purpose registers, DSGPR0 and DSGPR1, or data EEPROM (if available). Unlike other SFRs, the contents of these registers are preserved while the device is in Deep Sleep mode. After exiting Deep Sleep, software can restore the data by reading the registers and clearing the RELEASE bit (DSCON<0>).

10.4.4 I/O PINS IN DEEP SLEEP MODES

During Deep Sleep, the general purpose I/O pins retain their previous states and the Secondary Oscillator (SOSC) will remain running, if enabled. Pins that are configured as inputs (TRISx bit set), prior to entry into Deep Sleep, remain high-impedance during Deep Sleep. Pins that are configured as outputs (TRISx bit clear), prior to entry into Deep Sleep, remain as output pins during Deep Sleep. While in this mode, they continue to drive the output level determined by their corresponding LATx bit at the time of entry into Deep Sleep.

Once the device wakes back up, all I/O pins continue to maintain their previous states, even after the device has finished the POR sequence and is executing application code again. Pins configured as inputs during Deep Sleep remain high-impedance, and pins configured as outputs continue to drive their previous value. After waking up, the TRISx and LATx registers, and the SOSCEN bit (OSCCON<1>) are reset. If firmware modifies any of these bits or registers, the I/Os will not immediately go to the newly configured states. Once the firmware clears the RELEASE bit (DSCON<0>), the I/O pins are "released". This causes the I/O pins to take the states configured by their respective TRISx and LATx bit values.

This means that keeping the SOSC running after waking up requires the SOSCEN bit to be set before clearing RELEASE.

If the Deep Sleep BOR (DSBOR) is enabled, and a DSBOR or a true POR event occurs during Deep Sleep, the I/O pins will be immediately released, similar to clearing the RELEASE bit. All previous state information will be lost, including the general purpose DSGPR0 and DSGPR1 contents.

If a MCLR Reset event occurs during Deep Sleep, the DSGPRx, DSCON and DSWAKE registers will remain valid, and the RELEASE bit will remain set. The state of the SOSC will also be retained. The I/O pins, however, will be reset to their MCLR Reset state. Since RELEASE is still set, changes to the SOSCEN bit (OSCCON<1>) cannot take effect until the RELEASE bit is cleared.

In all other Deep Sleep wake-up cases, application firmware must clear the RELEASE bit in order to reconfigure the I/O pins.

10.4.5 DEEP SLEEP WDT

To enable the DSWDT in Deep Sleep mode, program the Configuration bit, DSWDTEN (CW4<7>). The device WDT need not be enabled for the DSWDT to function. Entry into Deep Sleep modes automatically reset the DSWDT.

The DSWDT clock source is selected by the DSWDTOSC Configuration bit (CW4<5>). The postscaler options are programmed by the DSWDPS<4:0> Configuration bits (CW4<4:0>). The minimum time-out period that can be achieved is 1 ms and the maximum is 25.7 days. For more details on the CW4 Configuration register and DSWDT configuration options, refer to Section 29.0 "Special Features".

10.4.5.1 Switching Clocks in Deep Sleep Mode

Both the RTCC and the DSWDT may run from either SOSC or the LPRC clock source. This allows both the RTCC and DSWDT to run without requiring both the LPRC and SOSC to be enabled together, reducing power consumption.

Running the RTCC from LPRC will result in a loss of accuracy in the RTCC, of approximately 5 to 10%. If a more accurate RTCC is required, it must be run from the SOSC clock source. The RTCC clock source is selected with the RTCLK<1:0> bits (RTCPWC<11:10>).

Under certain circumstances, it is possible for the DSWDT clock source to be off when entering Deep Sleep mode. In this case, the clock source is turned on automatically (if DSWDT is enabled), without the need for software intervention. However, this can cause a delay in the start of the DSWDT counters. In order to avoid this delay when using SOSC as a clock source, the application can activate SOSC prior to entering Deep Sleep mode.

10.4.6 CHECKING AND CLEARING THE STATUS OF DEEP SLEEP

Upon entry into Deep Sleep mode, the status bit, DPSLP (RCON<10>), becomes set and must be cleared by the software.

On power-up, the software should read this status bit to determine if the Reset was due to an exit from Deep Sleep mode, and clear the bit if it is set. Of the four possible combinations of DPSLP and POR bit states, three cases can be considered:

- Both the DPSLP and POR bits are cleared. In this case, the Reset was due to some event other than a Deep Sleep mode exit.
- The DPSLP bit is clear, but the POR bit is set; this is a normal POR.
- Both the DPSLP and POR bits are set. This means that Deep Sleep mode was entered, the device was powered down and Deep Sleep mode was exited.

10.4.7 POWER-ON RESETS (PORs)

VDD voltage is monitored to produce PORs. Since exiting from Deep Sleep mode functionally looks like a POR, the technique described in Section 10.4.6 "Checking and Clearing the Status of Deep Sleep" should be used to distinguish between Deep Sleep and a true POR event. When a true POR occurs, the entire device, including all Deep Sleep logic (Deep Sleep registers, RTCC, DSWDT, etc.) are reset.

10.5 VBAT Mode

This mode represents the lowest power state that the microcontroller can achieve and still resume operation. VBAT mode is automatically triggered when the micro-controller's main power supply on VDD fails. When this happens, the microcontroller's on-chip power switch connects to a backup power source, such as a battery, supplied to the VBAT pin. This maintains a few key systems at an extremely low-power draw until VDD is restored.

The power supplied on VBAT only runs two systems: the RTCC and the Deep Sleep Semaphore registers (DSGPR0 and DSGPR1). To maintain these systems during a sudden loss of VDD, it is essential to connect a power source, other than VDD or AVDD, to the VBAT pin.

When the RTCC is enabled, it continues to operate with the same clock source (SOSC or LPRC) that was selected prior to entering VBAT mode. There is no provision to switch to a lower power clock source after the mode switch.

Since the loss of VDD is usually an unforeseen event, it is recommended that the contents of the Deep Sleep Semaphore registers be loaded with the data to be retained at an early point in code execution.

10.5.1 VBAT MODE WITH NO RTCC

By disabling RTCC operation during VBAT mode, power consumption is reduced to the lowest of all power-saving modes. In this mode, only the Deep Sleep Semaphore registers are maintained.

10.5.2 WAKE-UP FROM VBAT MODES

When VDD is restored to a device in VBAT mode, it automatically wakes. Wake-up occurs with a POR, after which the device starts executing code from the Reset vector. All SFRs, except the Deep Sleep Semaphores and RTCC registers are reset to their POR values. If the RTCC was not configured to run during VBAT mode, it will remain disabled and RTCC will not run. Wake-up timing is similar to that for a normal POR.

To differentiate a wake-up from VBAT mode from other POR states, check the VBAT status bit (RCON2<0>). If this bit is set while the device is starting to execute the code from Reset vector, it indicates that there has been an exit from VBAT mode. The application must clear the VBAT bit to ensure that future VBAT wake-up events are captured.

If a POR occurs without a power source connected to the VBAT pin, the VBPOR bit (RCON2<1>) is set. If this bit is set on a POR, it indicates that a battery needs to be connected to the VBAT pin.

In addition, if the VBAT power source falls below the level needed for Deep Sleep Semaphore operation while in VBAT mode (e.g., the battery has been drained), the VBPOR bit will be set. VBPOR is also set when the microcontroller is powered up the very first time, even if power is supplied to VBAT.

With VBPOR set, the user should clear it, and the next time, this bit will only set when VDD = 0 and the VBAT pin has gone below level VBTRST.

10.5.3 I/O PINS DURING VBAT MODES

All I/O pins should be maintained at Vss level; no I/O pins should be given VDD (refer to "Absolute Maximum Ratings" in Section 32.0 "Electrical Characteristics") during VBAT mode. The only exceptions are the SOSCI and SOSCO pins, which maintain their states if the Secondary Oscillator is being used as the RTCC clock source. It is the user's responsibility to restore the I/O pins to their proper states, using the TRISx and LATx bits, once VDD has been restored.

10.5.4 SAVING CONTEXT DATA WITH THE DSGPRx REGISTERS

As with Deep Sleep mode, all SFRs are reset to their POR values after VDD has been restored. Only the Deep Sleep Semaphore registers are preserved. Applications which require critical data to be saved should save it in DSGPR0 and DSGPR1.

Note:	If the VBAT mode is not used, the recommendation is to connect the VBAT pin to VDD and connect a 0.1μ F capacitor close to the VBAT pin to ground.
	When the VBAT mode is used (connected to the battery), it is suggested to connect a 0.1 μ F capacitor from the VBAT pin to ground. The capacitor should be located very close to the VBAT pin.

The BOR should be enabled for the reliable operation of the VBAT.

REGISTER 10-1: DSCON: DEEP SLEEP CONTROL REGISTER⁽¹⁾

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
DSEN	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	r-0	R/W-0	R/C-0, HS
_	_	—	_	_	r	DSBOR ⁽²⁾	RELEASE
bit 7							bit 0
Legend:		C = Clearable	e bit	U = Unimpleme	ented bit, read a	as '0'	
R = Readab	ole bit	W = Writable	bit	HS = Hardware	e Settable bit	r = Reserved	bit
-n = Value a	at POR	'1' = Bit is set	:	'0' = Bit is clea	ired	x = Bit is unki	nown
bit 15	1 = Enters De		bit xecution of PWI execution of PI				
bit 14-3	Unimplemen	ted: Read as '	0'				
bit 2	Reserved: M	aintain as '0'					
bit 1	DSBOR: Dee	p Sleep BOR I	Event bit ⁽²⁾				
				ent was detecte ve but did not d	• .	•	ep Sleep
bit 0	RELEASE: I/	O Pin State Re	lease bit				
	0 = Releases	•	their state prev	is maintain their ious to Deep Sle	•	•	

- Note 1: All register bits are reset only in the case of a POR event outside of Deep Sleep mode.
 - **2:** Unlike all other events, a Deep Sleep BOR event will NOT cause a wake-up from Deep Sleep; this re-arms POR.

REGISTER 10-2: DSWAKE: DEEP SLEEP WAKE-UP SOURCE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS
—	—	—	—	—	—	—	DSINT0
bit 15							bit 8

R/W-0, HS	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	U-0
DSFLT	—	—	DSWDT	DSRTCC	DSMCLR	—	—
bit 7							bit 0

Legend:	HS = Hardware Settable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-9	Unimplemented: Read as '0'
bit 8	DSINT0: Deep Sleep Interrupt-on-Change bit
	1 = Interrupt-on-change was asserted during Deep Sleep
	0 = Interrupt-on-change was not asserted during Deep Sleep
bit 7	DSFLT: Deep Sleep Fault Detected bit
	 1 = A Fault occurred during Deep Sleep and some Deep Sleep configuration settings may have been corrupted
	0 = No Fault was detected during Deep Sleep
bit 6-5	Unimplemented: Read as '0'
bit 4	DSWDT: Deep Sleep Watchdog Timer Time-out bit
	1 = The Deep Sleep Watchdog Timer timed out during Deep Sleep
	0 = The Deep Sleep Watchdog Timer did not time out during Deep Sleep
bit 3	DSRTCC: Real-Time Clock and Calendar Alarm bit
	1 = The Real-Time Clock and Calendar triggered an alarm during Deep Sleep
	0 = The Real-Time Clock and Calendar did not trigger an alarm during Deep Sleep
bit 2	DSMCLR: MCLR Event bit
	1 = The MCLR pin was active and was asserted during Deep Sleep
	0 = The MCLR pin was not active, or was active, but not asserted during Deep Sleep
bit 1-0	Unimplemented: Read as '0'

Note 1: All register bits are cleared when the DSEN (DSCON<15>) bit is set.

REGISTER 10-3: RCON2: RESET AND SYSTEM CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_		_	_	_		_
oit 15							bit 8
U-0	U-0	U-0	r-0	R/CO-1	R/CO-1	R/CO-1	R/CO-0
_	_		r	VDDBOR ⁽¹⁾	VDDPOR ^(1,2)	VBPOR ^(1,3)	VBAT ⁽¹⁾
bit 7							bit C
Legend:		CO = Clearabl	-	r = Reserved			
R = Reada		W = Writable b	bit	•	nented bit, read		
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 3 bit 2	1 = A VDD B 0 = A VDD B VDDPOR: VI 1 = A VDD P 0 = A VDD P	DD Brown-out Reset rown-out Reset rown-out Reset DD Power-On Reset r ower-on Reset r	has occurred has not occur eset Flag bit ⁽¹ has occurred has not occur	(set by hardwa rred ,2) (set by hardwar			
bit 1 bit 0	1 = A VBAT F Semaph 0 = A VBAT F VBAT: VBAT 1 = A POR 6	POR Flag bit ^(1,3) POR has occurre ore retention lev POR has not occ Flag bit ⁽¹⁾ exit has occurrec exit from VBAT ha	d (no battery el, set by har :urred I while power	dware) was applied to			
Note 1: 2: 3:	This bit is set in h Indicates a VDD I This bit is set wh	POR. Setting the	POR bit (RC	CON<0>) indicat	tes a VCORE PC		s rocom

3: This bit is set when the device is originally powered up, even if power is present on VBAT. It is recommended that the user clear this flag, and the next time, this bit will only set when the VBAT voltage goes below 0.4-0.6V with VDD = 0.

10.6 Clock Frequency and Clock Switching

In Run and Idle modes, all PIC24FJ devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSCx bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 9.0 "Oscillator Configuration".

10.7 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

10.8 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMD Control registers (XXXMD bits are in PMD1, PMD2, PMD3, PMD4, PMD6, PMD7 registers).

Both bits have similar functions in enabling or disabling its associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect and read values will be invalid. Many peripheral modules have a corresponding PMD bit.

In contrast, disabling a module by clearing its XXXEN bit disables its functionality, but leaves its registers available to be read and written to. Power consumption is reduced, but not by as much as the PMD bits are used. Most peripheral modules have an enable bit; exceptions include capture, compare and RTCC.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature disables the module while in Idle mode, allowing further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

NOTES:

11.0 I/O PORTS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "I/O Ports with Peripheral Pin Select (PPS)" (DS39711) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

All of the device pins (except VDD, VSS, MCLR and OSCI/CLKI) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger (ST) inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

A Parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/Os and one register associated with their operation as analog inputs. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Output Latch register (LATx), read the latch; writes to the latch, write the latch. Reads from the port (PORTx), read the port pins; writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers, and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is regarded as a dedicated port because there is no other competing source of inputs. RC13 and RC14 can be input ports only; they cannot be configured as outputs.

FIGURE 11-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE



11.1.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

11.1.2 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx and TRISx registers for data control, each port pin can also be individually configured for either a digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

11.2 Configuring Analog Port Pins (ANSx)

The ANSx and TRISx registers control the operation of the pins with analog function. Each port pin with analog function is associated with one of the ANSx bits (see Register 11-1 through Register 11-6), which decides if the pin function should be analog or digital. Refer to Table 11-1 for detailed behavior of the pin for different ANSx and TRISx bit settings.

When reading the PORTx register, all pins configured as analog input channels will read as cleared (a low level).

11.2.1 ANALOG INPUT PINS AND VOLTAGE CONSIDERATIONS

The voltage tolerance of pins used as device inputs is dependent on the pin's input function. Most input pins are able to handle DC voltages of up to 5.5V, a level typical for digital logic circuits. However, several pins can only tolerate voltages up to VDD. Voltage excursions beyond VDD on these pins should always be avoided.

Table 11-2 summarizes the different voltage tolerances. Refer to **Section 32.0 "Electrical Characteristics"** for more details.

TABLE 11-1: CONFIGURING ANALOG/DIGITAL FUNCTION OF AN I/O PIN

Pin Function	ANSx Setting	TRISx Setting	Comments			
Analog Input	1	1	It is recommended to keep ANSx = 1.			
Analog Output	1	1	It is recommended to keep ANSx = 1.			
Digital Input	0	1	Firmware must wait at least one instruction cycle after configuring a pin as a digital input before a valid input value can be read.			
Digital Output	0	0	Make sure to disable the analog output function on the pin if any is present.			

TABLE 11-2: INPUT VOLTAGE LEVELS FOR PORT OR PIN TOLERATED DESCRIPTION INPUT

Port or Pin	Tolerated Input	Description		
PORTA<15:14, 7:0> ⁽¹⁾				
PORTB<15:7, 5:2>				
PORTC<3:1> ⁽¹⁾		- · · · · · · · · · · · · · · · · · · ·		
PORTD<15:8, 5:0>(1)	5.5V	Tolerates input levels above VDD; useful for most standard logic.		
PORTE<9:8, 4:0> ⁽¹⁾		ior most standard logic.		
PORTF<13:12, 8:0>(1)				
PORTG<15:12, 9, 6:0> ⁽¹⁾				
PORTA<10:9> ⁽¹⁾				
PORTB<6, 1:0>				
PORTC<15:12, 4> ⁽¹⁾		Only Voo innyt lovele are televated		
PORTD<7:6>	VDD	Only VDD input levels are tolerated.		
PORTE<7:5> ⁽¹⁾				
PORTG<8:7>				

Note 1: Not all of these pins are implemented on 64-pin or 80-pin devices. Refer to **Section 1.0 "Device Overview"** for a complete description of port pin implementation.

REGISTER 11-1: ANSA: PORTA ANALOG FUNCTION SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	U-0
—	—	—	—	—	ANSA<10:9> ⁽²⁾		—
bit 15							bit 8

R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0	U-0
ANSA<	:7:6> (1)	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 10-9	ANSA<10:9>: Analog Function Selection bits ⁽²⁾
	 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled
bit 7-6	ANSA<7:6>: Analog Function Selection bits ⁽¹⁾
	 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled
bit 5-0	Unimplemented: Read as '0'

Note 1: These bits are not available in 64-pin and 80-pin devices.

2: These bits are not available in 64-pin devices.

REGISTER 11-2: ANSB: PORTB ANALOG FUNCTION SELECTION REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			ANS	B<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			ANS	B<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkr	nown	

bit 15-0

ANSB<15:0>: Analog Function Selection bits

1 = Pin is configured in Analog mode; I/O port read is disabled

0 = Pin is configured in Digital mode; I/O port read is enabled

REGISTER 11-3: ANSC: PORTC ANALOG FUNCTION SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	U-0	U-0	U-0	U-0
—	_	—	ANSC4 ⁽¹⁾	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplem	nented bit, read	l as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-5 Unimplemented: Read as '0'

bit 4 ANSC4: Analog Function Selection bit⁽¹⁾ 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled

bit 3-0 Unimplemented: Read as '0'

Note 1: This bit is not available in 64-pin and 80-pin devices.

REGISTER 11-4: ANSD: PORTD ANALOG FUNCTION SELECTION REGISTER

U-0	U-0	U-0	U-0	R/W-1	R/W-1	U-0	U-0
_	—			ANSD	<11:10>	—	_
bit 15							bit 8
R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0	U-0
ANS	SD<7:6>					<u> </u>	—
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable bit U = Unimplement		nented bit, read	ed bit, read as '0'		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-12	Unimplemen	ted: Read as '	0'				
bit 11	ANSD<11:10	>: Analog Fund	ction Selection	bits			
	 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled 						
bit 9-8	Unimplemented: Read as '0'						
bit 7-6	ANSD<7:6>: Analog Function Selection bits						
	 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled 						
bit 5-0		Unimplemented: Read as '0'					

REGISTER 11-5: ANSE: PORTE ANALOG FUNCTION SELECTION REGISTER⁽¹⁾

-n = Value at POR (1' = Bit is set 0' = Bit is cleared x = Bit is unknow			own				
R = Readable bit W = Writable bit		bit	U = Unimplem	nented bit, rea	id as '0'		
Legend:							
bit 7							bit 0
ANSE<7:4>						—	—
R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	U-0	U-0
bit 15							bit 8
_	—	—	—	—	_	ANSE9 ⁽²⁾	—
U-0	U-0	U-0	U-0	U-0	U-0	R/W-1	U-0

bit 15-10 bit 9	Unimplemented: Read as '0' ANSE9: Analog Function Selection bit ⁽²⁾
	 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled
bit 8	Unimplemented: Read as '0'
bit 7-4	ANSE<7:4>: Analog Function Selection bits ⁽¹⁾
	 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled
bit 3-0	Unimplemented: Read as '0'

Note 1: This register is not available in 64-pin and 80-pin devices.

2: This bit is unimplemented on 64-pin devices. In 80-pin devices, this bit needs to be cleared to get digital functionality on RE9.

REGISTER 11-6: ANSG: PORTG ANALOG FUNCTION SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1
_	—	—	—	—	—	ANSC	G<9:8>
bit 15							bit 8
R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0	U-0
ANSC	G<7:6>	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit V		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR '		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

DIL 10-10	Ommplemented. Read as 0
bit 9-6	ANSG<9:6>: Analog Function Selection bits
	 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled
bit 5-0	Unimplemented: Read as '0'

11.3 Input Change Notification

The Input Change Notification (ICN) function of the I/O ports allows the PIC24FJ128GA310 family of devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature is capable of detecting input Change-of-States, even in Sleep mode when the clocks are disabled. Depending on the device pin count, there are up to 82 external inputs that may be selected (enabled) for generating an interrupt request on a Change-of-State.

Registers, CNEN1 through CNEN6, contain the interrupt enable control bits for each of the Change Notification (CN) input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin has both a weak pull-up and a weak pull-down connected to it. The pull-ups act as a current source that is connected to the pin, while the pull-downs act as a current sink that is connected to the pin. These eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups and pull-downs are separately enabled using the CNPU1 through CNPU6 registers (for pull-ups) and the CNPD1 through CNPD6 registers (for pull-downs). Each CN pin has individual control bits for its pull-up and pull-down. Setting a control bit enables the weak pull-up or pull-down for the corresponding pin.

When the internal pull-up is selected, the pin pulls up to VDD - 1.1V (typical). When the internal pull-down is selected, the pin pulls down to Vss.

Note: Pull-ups on Change Notification pins should always be disabled whenever the port pin is configured as a digital output.

EXAMPLE 11-1: PORT WRITE/READ IN ASSEMBLY

MOV	0xFF00, W0	; Configure PORTB<15:8> as inputs
MOV	W0, TRISB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
BTSS	PORTB, #13	; Next Instruction

EXAMPLE 11-2: PORT WRITE/READ IN 'C'

TRISB = 0xFF00;	// Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs
Nop();	// Delay 1 cycle
<pre>If (PORTBbits.RB13){ };</pre>	// Next Instruction

11.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. In an application that needs to use more than one peripheral multiplexed on a single pin, inconvenient work arounds in application code, or a complete redesign, may be the only option.

The Peripheral Pin Select (PPS) feature provides an alternative to these choices by enabling the user's peripheral set selection and its placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of any one of many digital peripherals to any one of these I/O pins. PPS is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

11.4.1 AVAILABLE PINS

The PPS feature is used with a range of up to 44 pins, depending on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation, "RPn" or "RPIn", in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.

PIC24FJ128GA310 family devices support a larger number of remappable input only pins than remappable input/output pins. In this device family, there are up to 32 remappable input/output pins, depending on the pin count of the particular device selected. These pins are numbered, RP0 through RP31. Remappable input only pins are numbered above this range, from RPI32 to RPI43 (or the upper limit for that particular device).

See Table 1-4 for a summary of pinout options in each package offering.

11.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the PPS are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer related peripherals (input capture and output compare) and external interrupt inputs. Also included are the outputs of the comparator module, since these are discrete digital signals. PPS is not available for these peripherals:

- I^2C^{TM} (input and output)
- Change Notification inputs
- RTCC alarm output(s)
- EPMP signals (input and output)
- LCD signals
- · Analog inputs
- INT0

A key difference between pin select and non-pin select peripherals is that pin select peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-pin select peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

11.4.2.1 Peripheral Pin Select Function Priority

Pin-selectable peripheral outputs (e.g., OCx, UARTx transmit) will take priority over general purpose digital functions on a pin, such as EPMP and port I/O. Specialized digital outputs (e.g., USB on USB-enabled devices) will take priority over PPS outputs on the same pin. The pin diagrams list peripheral outputs in the order of priority. Refer to them for priority concerns on a particular pin.

Unlike PIC24F devices with fixed peripherals, pin-selectable peripheral inputs will never take ownership of a pin. The pin's output buffer will be controlled by the TRISx setting or by a fixed peripheral on the pin. If the pin is configured in Digital mode then the PPS input will operate correctly. If an analog function is enabled on the pin, the PPS input will be disabled.

11.4.3 CONTROLLING PERIPHERAL PIN SELECT

PPS features are controlled through two sets of Special Function Registers (SFRs): one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on if an input or an output is being mapped.

11.4.3.1 Input Mapping

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-7 through Register 11-26). Each register contains two sets of 6-bit fields, with each set associated with one of the pin-selectable peripherals. Programming a given peripheral's bit field, with an appropriate 6-bit value, maps the RPn/RPIn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of Peripheral Pin Selections supported by the device.

TABLE 11-3 :	SELECTABLE INPUT SOURCES	(MAPS INPUT TO FUNCTION) ⁽¹⁾
IADEE II-J.	SELECTABLE IN OT SOUNCES	

Input Name	Function Name	Register	Function Mapping Bits
DSM Modulation Input	MDMIN	RPINR30	MDMIR<5:0>
DSM Carrier 1 Input	MDCIN1	RPINR31	MDC1R<5:0>
DSM Carrier 2 Input	MDCIN2	RPINR31	MDC2R<5:0>
External Interrupt 1	INT1	RPINR0	INT1R<5:0>
External Interrupt 2	INT2	RPINR1	INT2R<5:0>
External Interrupt 3	INT3	RPINR1	INT3R<5:0>
External Interrupt 4	INT4	RPINR2	INT4R<5:0>
Input Capture 1	IC1	RPINR7	IC1R<5:0>
Input Capture 2	IC2	RPINR7	IC2R<5:0>
Input Capture 3	IC3	RPINR8	IC3R<5:0>
Input Capture 4	IC4	RPINR8	IC4R<5:0>
Input Capture 5	IC5	RPINR9	IC5R<5:0>
Input Capture 6	IC6	RPINR9	IC6R<5:0>
Input Capture 7	IC7	RPINR10	IC7R<5:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<5:0>
Output Compare Fault B	OCFB	RPINR11	OCFBR<5:0>
SPI1 Clock Input	SCK1IN	RPINR20	SCK1R<5:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<5:0>
SPI1 Slave Select Input	SS1IN	RPINR21	SS1R<5:0>
SPI2 Clock Input	SCK2IN	RPINR22	SCK2R<5:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<5:0>
SPI2 Slave Select Input	SS2IN	RPINR23	SS2R<5:0>
Timer1 External Clock	T1CK	RPINR23	T1CKR<5:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<5:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<5:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<5:0>
Timer5 External Clock	T5CK	RPINR4	T5CKR<5:0>
UART1 Clear-to-Send	U1CTS	RPINR18	U1CTSR<5:0>
UART1 Receive	U1RX	RPINR18	U1RXR<5:0>
UART2 Clear-to-Send	U2CTS	RPINR19	U2CTSR<5:0>
UART2 Receive	U2RX	RPINR19	U2RXR<5:0>
UART3 Clear-to-Send	U3CTS	RPINR21	U3CTSR<5:0>
UART3 Receive	U3RX	RPINR17	U3RXR<5:0>
UART4 Clear-to-Send	U4CTS	RPINR27	U4CTSR<5:0>
UART4 Receive	U4RX	RPINR27	U4RXR<5:0>

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger (ST) input buffers.

11.4.3.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Each register contains two 6-bit fields, with each field being associated with one RPn pin (see Register 11-27 through Register 11-42). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 11-4).

Because of the mapping technique, the list of peripherals for output mapping also includes a null value of '000000'. This permits any given pin to remain disconnected from the output of any of the pin-selectable peripherals.

TABLE 11-4 :	SELECTABLE OUTPUT SOURCES	(MAPS FUNCTION TO OUTPUT)
---------------------	---------------------------	---------------------------

Output Function Number ⁽¹⁾	Function	Output Name
0	NULL ⁽²⁾	Null
1	C1OUT	Comparator 1 Output
2	C2OUT	Comparator 2 Output
3	U1TX	UART1 Transmit
4	U1RTS ⁽³⁾	UART1 Request-to-Send
5	U2TX	UART2 Transmit
6	U2RTS ⁽³⁾	UART2 Request-to-Send
7	SDO1	SPI1 Data Output
8	SCK1OUT	SPI1 Clock Output
9	SS1OUT	SPI1 Slave Select Output
10	SDO2	SPI2 Data Output
11	SCK2OUT	SPI2 Clock Output
12	SS2OUT	SPI2 Slave Select Output
18	OC1	Output Compare 1
19	OC2	Output Compare 2
20	OC3	Output Compare 3
21	OC4	Output Compare 4
22	OC5	Output Compare 5
23	OC6	Output Compare 6
24	OC7	Output Compare 7
28	U3TX	UART3 Transmit
29	U3RTS ⁽³⁾	UART3 Request-to-Send
30	U4TX	UART4 Transmit
31	U4RTS ⁽³⁾	UART4 Request-to-Send
36	C3OUT	Comparator 3 Output
37	MDOUT	DSM Modulator Output
38-63	(unused)	NC

Note 1: Setting the RPORx register with the listed value assigns that output function to the associated RPn pin.

2: The NULL function is assigned to all RPn outputs at device Reset and disables the RPn output function.

3: IrDA[®] BCLK functionality uses this output.

11.4.3.3 Mapping Limitations

The control schema of the Peripheral Pin Select is extremely flexible. Other than systematic blocks that prevent signal contention, caused by two physical pins being configured as the same functional input or two functional outputs configured as the same pin, there are no hardware enforced lock outs. The flexibility extends to the point of allowing a single input to drive multiple peripherals or a single functional output to drive multiple output pins.

11.4.3.4 Mapping Exceptions for PIC24FJ128GA310 Family Devices

Although the PPS registers theoretically allow for up to 64 remappable I/O pins, not all of these are implemented in all devices. For PIC24FJ128GA310 family devices, the maximum number of remappable pins available is 44, which includes 12 input only pins. In addition, some pins in the RPn and RPIn sequences are unimplemented in lower pin count devices. The differences in available remappable pins are summarized in Table 11-5.

When developing applications that use remappable pins, users should also keep these things in mind:

- For the RPINRx registers, bit combinations corresponding to an unimplemented pin for a particular device are treated as invalid; the corresponding module will not have an input mapped to it. For all PIC24FJ128GA310 family devices, this includes all values greater than 43 ('101011').
- For RPORx registers, the bit fields corresponding to an unimplemented pin will also be unimplemented. Writing to these fields will have no effect.

11.4.4 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24F devices include three features to prevent alterations to the peripheral map:

- · Control register lock sequence
- · Continuous state monitoring
- · Configuration bit remapping lock

11.4.4.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes will appear to execute normally, but the contents of the registers will remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 46h to OSCCON<7:0>.
- 2. Write 57h to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the Peripheral Pin Selects to be configured with a single unlock sequence, followed by an update to all control registers, then locked with a second lock sequence.

11.4.4.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a Configuration Mismatch Reset will be triggered.

11.4.4.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (CW2<4>) Configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure will not execute and the Peripheral Pin Select Control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows users unlimited access (with the proper use of the unlock sequence) to the Peripheral Pin Select registers.

Device		RP Pins (I/O)	RPI Pins		
Device	Total	Unimplemented	Total	Unimplemented	
PIC24FJXXXGA306	29	RP5, RP15, RP31	1	RPI32-36, RPI38-43	
PIC24FJXXXGA308	31	—	9	RPI32, RPI39, RPI41	
PIC24FJXXXGA310	32	_	12	—	

TABLE 11-5: REMAPPABLE PIN EXCEPTIONS FOR PIC24FJ128GA310 FAMILY DEVICES

11.4.5 CONSIDERATIONS FOR PERIPHERAL PIN SELECTION

The ability to control Peripheral Pin Selection introduces several considerations into application design that could be overlooked. This is particularly true for several common peripherals that are available only as remappable peripherals.

The main consideration is that the Peripheral Pin Selects are not available on default pins in the device's default (Reset) state. Since all RPINRx registers reset to '111111' and all RPORx registers reset to '000000', all Peripheral Pin Select inputs are tied to Vss and all Peripheral Pin Select outputs are disconnected.

Note:	In tying Peripheral Pin Select inputs to
	RP63, RP63 need not exist on a device for
	the registers to be reset to it.

This situation requires the user to initialize the device with the proper peripheral configuration before any other application code is executed. Since the IOLOCK bit resets in the unlocked state, it is not necessary to execute the unlock sequence after the device has come out of Reset. For application safety, however, it is best to set IOLOCK and lock the configuration after writing to the control registers.

Because the unlock sequence is timing-critical, it must be executed as an assembly language routine in the same manner as changes to the oscillator configuration. If the bulk of the application is written in 'C', or another high-level language, the unlock sequence should be performed by writing in-line assembly.

Choosing the configuration requires the review of all Peripheral Pin Selects and their pin assignments, especially those that will not be used in the application. In all cases, unused pin-selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn/RPIn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.

The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. In theory, this means adding a pin-selectable output to a pin may mean inadvertently driving an existing peripheral input when the output is driven. Users must be familiar with the behavior of other fixed peripherals that share a remappable pin and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use. Along these lines, configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation, and enabled as if it were tied to a fixed pin. Where this happens in the application code (immediately following device Reset and peripheral configuration, or inside the main application routine) depends on the peripheral and its use in the application.

A final consideration is that Peripheral Pin Select functions neither override analog inputs nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as digital I/O when used with a Peripheral Pin Select.

Example 11-3 shows a configuration for bidirectional communication with flow control using UART1. The following input and output functions are used:

- Input Functions: U1RX, U1CTS
- Output Functions: U1TX, U1RTS

EXAMPLE 11-3: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS

	1.01			
// Unlock Regi	sters			
asm volatile(
			w2	
	"MOV	#0x57,	w3	\n"
	"MOV.b	w2,	[w1]	
	"MOV.b		[w1]	\n"
	"BCLR (DSCCON,#6")	;	
// or use C30 //builtin_v			M &	0xbf);
// Configure I // Assign T RPINR18bit:	JIRX TO	Pin RPO	ble 11-	2))
// Assign W RPINR18bit:				
// Configure O // Assign T RPOR1bits.1	JITX To	Pin RP2	able 11	I- 4)
// Assign W RPOR1bits.P				
// Lock Regist	ers			
asm volatile	("MOV	#OSCCON,	wl	\n"
	"MOV	#0x46,	w2	\n"
	"MOV	#0x57,	w3	\n"
		w2,		
		w3,		
	"BSET	OSCCON,	#б"	;
// or use C30	built-ir	magro:		
//builtin_w			νιΙο	v40):
//Dulltlii_w	TTCG_090	COMP (OBCCO	1 I U	ATU) /

11.4.6 PERIPHERAL PIN SELECT REGISTERS

The PIC24FJ128GA310 family of devices implements a total of 35 registers for remappable peripheral configuration:

- Input Remappable Peripheral Registers (20)
- Output Remappable Peripheral Registers (16)

Note: Input and output register values can only be changed if IOLOCK (OSCCON<6>) = 0. See Section 11.4.4.1 "Control Register Lock" for a specific command sequence.

REGISTER 11-7: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	INT1R5	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—		_	_		—	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown		nown	

bit 15-14 Unimplemented: Read a	as '0'
---------------------------------	---------------

bit 13-8	INT1R<5:0>: Assign External Interrupt 1 (INT1) to Corresponding RPn or RPIn Pin bits
DIL 13-0	

bit 7-0 Unimplemented: Read as '0'

REGISTER 11-8: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	INT3R5	INT3R4	INT3R3	INT3R2	INT3R1	INT3R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	INT2R5	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14Unimplemented: Read as '0'bit 13-8INT3R<5:0>: Assign External Interrupt 3 (INT3) to Corresponding RPn or RPIn Pin bitsbit 7-6Unimplemented: Read as '0'bit 5-0INT2R<5:0>: Assign External Interrupt 2 (INT2) to Corresponding RPn or RPIn Pin bits

REGISTER 11-9: RPINR2: PERIPHERAL PIN SELECT INPUT REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		_	_	—	—	—
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	INT4R5	INT4R4	INT4R3	INT4R2	INT4R1	INT4R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 INT4R<5:0>: Assign External Interrupt 4 (INT4) to Corresponding RPn or RPIn Pin bits

REGISTER 11-10: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	T3CKR5	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	T2CKR5	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 **Unimplemented:** Read as '0'

bit 13-8 T3CKR<5:0>: Assign Timer3 External Clock (T3CK) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 T2CKR<5:0>: Assign Timer2 External Clock (T2CK) to Corresponding RPn or RPIn Pin bits

REGISTER 11-11: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	T5CKR5	T5CKR4	T5CKR3	T5CKR2	T5CKR1	T5CKR0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	T4CKR5	T4CKR4	T4CKR3	T4CKR2	T4CKR1	T4CKR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	T5CKR<5:0>: Assign Timer5 External Clock (T5CK) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	T4CKR<5:0>: Assign Timer4 External Clock (T4CK) to Corresponding RPn or RPIn Pin bits

REGISTER 11-12: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC2R5	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—	IC1R5	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0	
bit 7 bit 0								

Legend:					
R = Readable bit	= Readable bit W = Writable bit U = Unim		nplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14 Unimplemented: Read as '0'

bit 13-8 IC2R<5:0>: Assign Input Capture 2 (IC2) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IC1R<5:0>: Assign Input Capture 1 (IC1) to Corresponding RPn or RPIn Pin bits
REGISTER 11-13: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	IC4R5	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC3R5	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	IC4R<5:0>: Assign Input Capture 4 (IC4) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	IC3R<5:0>: Assign Input Capture 3 (IC3) to Corresponding RPn or RPIn Pin bits

REGISTER 11-14: RPINR9: PERIPHERAL PIN SELECT INPUT REGISTER 9

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC6R5	IC6R4	IC6R3	IC6R2	IC6R1	IC6R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC5R5	IC5R4	IC5R3	IC5R2	IC5R1	IC5R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 IC6R<5:0>: Assign Input Capture 6 (IC6) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IC5R<5:0>: Assign Input Capture 5 (IC5) to Corresponding RPn or RPIn Pin bits

REGISTER 11-15: RPINR10: PERIPHERAL PIN SELECT INPUT REGISTER 10

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—		—
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC7R5	IC7R4	IC7R3	IC7R2	IC7R1	IC7R0
bit 7							bit 0
Legend:							
D - Doodoblo	hit	M = M/ritoblo	hit	II – Unimplon	onted hit read	1 22 '0'	

R = Readable bit	= Readable bit W = Writable bit		id as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 IC7R<5:0>: Assign Input Capture 7 (IC7) to Corresponding RPn or RPIn Pin bits

REGISTER 11-16: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	OCFBR5	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	OCFAR5	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown				nown			

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **OCFBR<5:0>:** Assign Output Compare Fault B (OCFB) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 OCFAR<5:0>: Assign Output Compare Fault A (OCFA) to Corresponding RPn or RPIn Pin bits

REGISTER 11-17: RPINR17: PERIPHERAL PIN SELECT INPUT REGISTER 17

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U3RXR5	U3RXR4	U3RXR3	U3RXR2	U3RXR1	U3RXR0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	_	_	_	_	_

bit	7		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 U3RXR<5:0>: Assign UART3 Receive (U3RX) to Corresponding RPn or RPIn Pin bits

bit 7-0 Unimplemented: Read as '0'

REGISTER 11-18: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U1CTSR5	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U1RXR5	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 U1CTSR<5:0>: Assign UART1 Clear-to-Send (U1CTS) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 U1RXR<5:0>: Assign UART1 Receive (U1RX) to Corresponding RPn or RPIn Pin bits

bit 0

REGISTER 11-19: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U2CTSR5	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	U2RXR5	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	U2CTSR<5:0>: Assign UART2 Clear-to-Send (U2CTS) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	U2RXR<5:0>: Assign UART2 Receive (U2RX) to Corresponding RPn or RPIn Pin bits

REGISTER 11-20: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	SCK1R5	SCK1R4	SCK1R3	SCK1R2	SCK1R1	SCK1R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SDI1R5	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 SCK1R<5:0>: Assign SPI1 Clock Input (SCK1IN) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 SDI1R<5:0>: Assign SPI1 Data Input (SDI1) to Corresponding RPn or RPIn Pin bits

REGISTER 11-21: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U3CTSR5	U3CTSR4	U3CTSR3	U3CTSR2	U3CTSR1	U3CTSR0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		SS1R5	SS1R4	SS1R3	SS1R2	SS1R1	SS1R0

bit 7

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13-8	U3CTSR<5:0>: Assign UART3 Clear-to-Send (U3CTS) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	SS1R<5:0>: Assign SPI1 Slave Select Input (SS1IN) to Corresponding RPn or RPIn Pin bits

REGISTER 11-22: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SCK2R5	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SDI2R5	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14 Unimplemented: Read as '0'

bit 13-8 SCK2R<5:0>: Assign SPI2 Clock Input (SCK2IN) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 SDI2R<5:0>: Assign SPI2 Data Input (SDI2) to Corresponding RPn or RPIn Pin bits

bit 0

REGISTER 11-23: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	T1CKR5	T1CKR4	T1CKR3	T1CKR2	T1CKR1	T1CKR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SS2R5	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13-8	T1CKR<5:0>: Assign Timer1 External Clock (T1CK) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	SS2R<5:0>: Assign SPI2 Slave Select Input (SS2IN) to Corresponding RPn or RPIn Pin bits

REGISTER 11-24: RPINR27: PERIPHERAL PIN SELECT INPUT REGISTER 27

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U4CTSR5	U4CTSR4	U4CTSR3	U4CTSR2	U4CTSR1	U4CTSR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U4RXR5	U4RXR4	U4RXR3	U4RXR2	U4RXR1	U4RXR0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14 Unimplemented: Read as '0'

bit 13-8 U4CTSR<5:0>: Assign UART4 Clear-to-Send Input (U4CTS) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 U4RXR<5:0>: Assign UART4 Receive Input (U4RX) to Corresponding RPn or RPIn Pin bits

REGISTER 11-25: RPINR30: PERIPHERAL PIN SELECT INPUT REGISTER 30

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15 bit i								

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	MDMIR5	MDMIR4	MDMIR3	MDMIR2	MDMIR1	MDMIR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 MDMIR<5:0>: Assign TX Modulation Input (MDMI) to Corresponding RPn or RPIn Pin bits

REGISTER 11-26: RPINR31: PERIPHERAL PIN SELECT INPUT REGISTER 31

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—	MDC2R5	MDC2R4	MDC2R3	MDC2R2	MDC2R1	MDC2R0	
bit 15 bit 8								

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	MDC1R5	MDC1R4	MDC1R3	MDC1R2	MDC21R1	MDC1R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 MDC2R<5:0>: Assign TX Carrier 2 Input (MDCIN2) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 MDC1R<5:0>: Assign TX Carrier 1 Input (MDCIN1) to Corresponding RPn or RPIn Pin bits

REGISTER 11-27: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP1R5	RP1R4	RP1R3	RP1R2	RP1R1	RP1R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP0R5	RP0R4	RP0R3	RP0R2	RP0R1	RP0R0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown							
bit 15-14	Unimplemen	ted: Read as 'd)'				
bit 13-8 RP1R<5:0>: RP1 Output Pin Mapping bits							

- bit 7-6
 bit 7-6
 bit 7-6
 bit 7-6
- bit 5-0 **RP0R<5:0>:** RP0 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP0 (see Table 11-4 for peripheral function numbers).

REGISTER 11-28: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP3R5	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP2R5	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP3R<5:0>:** RP3 Output Pin Mapping bits

Peripheral Output Number n is assigned to pin, RP3 (see Table 11-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP2R<5:0>:** RP2 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP2 (see Table 11-4 for peripheral function numbers).

REGISTER 11-29:	RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2
-----------------	---

	RP5R5 ⁽¹⁾	RP5R4 ⁽¹⁾	RP5R3 ⁽¹⁾	RP5R2 ⁽¹⁾	RP5R1 ⁽¹⁾	RP5R0 ⁽¹⁾
		NF JN41	KFOKO''	RP3RZ**	RP5R11	RP5R0"
bit 15						bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP4R5	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP5R<5:0>: RP5 Output Pin Mapping bits ⁽¹⁾
	Peripheral Output Number n is assigned to pin, RP5 (see Table 11-4 for peripheral function numbers).
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP4R<5:0>: RP4 Output Pin Mapping bits
	Peripheral Output Number n is assigned to pin, RP4 (see Table 11-4 for peripheral function numbers).

Note 1: These bits are unimplemented in 64-pin devices; read as '0'.

REGISTER 11-30: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP7R5	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	RP6R5	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP7R<5:0>: RP7 Output Pin Mapping bits
	Peripheral Output Number n is assigned to pin, RP7 (see Table 11-4 for peripheral function numbers).
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP6R<5:0>: RP6 Output Pin Mapping bits
	Peripheral Output Number n is assigned to pin, RP6 (see Table 11-4 for peripheral function numbers).

© 2010-2014 Microchip Technology Inc.

REGISTER 11-31: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	RP9R5	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0	
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	—	RP8R5	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0	
bit 7			•			•	bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	Bit is unknown	
bit 15-14	Unimplemen	ted: Read as '	D'					
bit 13-8	RP9R<5:0>:	RP9 Output Pir	n Mapping bits					
	Peripheral Ou	itput Number n	is assigned to	pin, RP9 (see	Table 11-4 for p	peripheral func	tion numbers).	
bit 7-6	Unimplemen	ted: Read as '	D'					

bit 5-0 **RP8R<5:0>:** RP8 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP8 (see Table 11-4 for peripheral function numbers).

REGISTER 11-32: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP11R5	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP10R5	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP11R<5:0>:** RP11 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP11 (see Table 11-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP10R<5:0>:** RP10 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP10 (see Table 11-4 for peripheral function numbers).

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP13R5	RP13R4	RP13R3	RP13R2	RP13R1	RP13R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP12R5	RP12R4	RP12R3	RP12R2	RP12R1	RP12R0
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-14	Unimplemented: Read as '0'
-----------	----------------------------

- bit 13-8RP13R<5:0>: RP13 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP13 (see Table 11-4 for peripheral function numbers).bit 7-6Unimplemented: Read as '0'bit 5-0RP12R<5:0>: RP12 Output Pin Mapping bits
 - Peripheral Output Number n is assigned to pin, RP12 (see Table 11-4 for peripheral function numbers).

REGISTER 11-34: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP15R5 ⁽¹⁾	RP15R4 ⁽¹⁾	RP15R3 ⁽¹⁾	RP15R2 ⁽¹⁾	RP15R1 ⁽¹⁾	RP15R0 ⁽¹⁾
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP14R5	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0
bit 7							bit 0

Legend:			
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP15R<5:0>:** RP15 Output Pin Mapping bits⁽¹⁾ Peripheral Output Number n is assigned to pin, RP15 (see Table 11-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP14R<5:0>:** RP14 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP14 (see Table 11-4 for peripheral function numbers).

Note 1: These bits are unimplemented in 64-pin devices; read as '0'.

REGISTER 11-35: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	RP17R5	RP17R4	RP17R3	RP17R2	RP17R1	RP17R0
bit 15		-	- -				bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP16R5	RP16R4	RP16R3	RP16R2	RP16R1	RP16R0
bit 7		-		•	•	•	bit 0
Legend:							
	1.11		1.11				

Logona					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14 Unimplemented: Read as '0'

- bit 13-8RP17R<5:0>: RP17 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP17 (see Table 11-4 for peripheral function numbers).bit 7-6Unimplemented: Read as '0'bit 5-0RP16R<5:0>: RP16 Output Pin Mapping bits
 - Peripheral Output Number n is assigned to pin, RP16 (see Table 11-4 for peripheral function numbers).

REGISTER 11-36: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP19R5	RP19R4	RP19R3	RP19R2	RP19R1	RP19R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	RP18R5	RP18R4	RP18R3	RP18R2	RP18R1	RP18R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP19R<5:0>:** RP19 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP19 (see Table 11-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP18R<5:0>:** RP18 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP18 (see Table 11-4 for peripheral function numbers).

— — RP21R5 RP21R4 RP21R3 RP21R2 RP21R1 RP21R0 bit 15 bit 8	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15 bit 8	—	—	RP21R5	RP21R4	RP21R3	RP21R2	RP21R1	RP21R0
	bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP20R5	RP20R4	RP20R3	RP20R2	RP20R1	RP20R0
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-14 Unimplemented: Read as '0'

- bit 13-8RP21R<5:0>: RP21 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP21 (see Table 11-4 for peripheral function numbers).bit 7-6Unimplemented: Read as '0'
- bit 5-0 **RP20R<5:0>:** RP20 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP20 (see Table 11-4 for peripheral function numbers).

REGISTER 11-38: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	RP23R5	RP23R4	RP23R3	RP23R2	RP23R1	RP23R0
bit 15							bit 8
11.0	11.0						

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	RP22R5	RP22R4	RP22R3	RP22R2	RP22R1	RP22R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP23R<5:0>:** RP23 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP23 (see Table 11-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP22R<5:0>:** RP22 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP22 (see Table 11-4 for peripheral function numbers).

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP25R5	RP25R4	RP25R3	RP25R2	RP25R1	RP25R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP24R5	RP24R4	RP24R3	RP24R2	RP24R1	RP24R0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as 'o)'				
bit 13-8	RP25R<5:0>	RP25 Output	Pin Mapping b	its			

REGISTER 11-39: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12

Peripheral Output Number n is assigned to pin, RP25 (see Table 11-4 for peripheral function numbers).
Unimplemented: Read as '0'
RP24R<5:0>: RP24 Output Pin Mapping bits

Peripheral Output Number n is assigned to pin, RP24 (see Table 11-4 for peripheral function numbers).

REGISTER 11-40: RPOR13: PERIPHERAL PIN SELECT OUTPUT REGISTER 13

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP27R5	RP27R4	RP27R3	RP27R2	RP27R1	RP27R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP26R5	RP26R4	RP26R3	RP26R2	RP26R1	RP26R0
bit 7							bit 0

Legend:				
R = Readable bit	ble bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP27R<5:0>:** RP27 Output Pin Mapping bits

Peripheral Output Number n is assigned to pin, RP27 (see Table 11-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 RP26R<5:0>: RP26 Output Pin Mapping bits

Peripheral Output Number n is assigned to pin, RP26 (see Table 11-4 for peripheral function numbers).

REGISTER 11-41: F	RPOR14: PERIPHERAL PIN SELECT OUTPUT REGISTER 14
-------------------	--

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP29R5	RP29R4	RP29R3	RP29R2	RP29R1	RP29R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP28R5	RP28R4	RP28R3	RP28R2	RP28R1	RP28R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

- bit 13-8**RP29R<5:0>:** RP29 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP29 (see Table 11-4 for peripheral function numbers).bit 7-6**Unimplemented:** Read as '0'
- bit 5-0 **RP28R<5:0>:** RP28 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP28 (see Table 11-4 for peripheral function numbers).

REGISTER 11-42: RPOR15: PERIPHERAL PIN SELECT OUTPUT REGISTER 15

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP31R5 ⁽¹⁾	RP31R4 ⁽¹⁾	RP31R3 ⁽¹⁾	RP31R2 ⁽¹⁾	RP31R1 ⁽¹⁾	RP31R0 ⁽¹⁾
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP30R5	RP30R4	RP30R3	RP30R2	RP30R1	RP30R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP31R<5:0>:** RP31 Output Pin Mapping bits⁽¹⁾

Peripheral Output Number n is assigned to pin, RP31 (see Table 11-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP30R<5:0>:** RP30 Output Pin Mapping bits

Peripheral Output Number n is assigned to pin, RP30 (see Table 11-4 for peripheral function numbers).

Note 1: These bits are unimplemented in 64-pin and 80-pin devices; read as '0'.

NOTES:

12.0 TIMER1

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "Timers" (DS39704) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The Timer1 module is a 16-bit timer that can operate as a free-running, interval timer/counter. Timer1 can operate in three modes:

- 16-Bit Timer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter

Timer1 also supports these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during CPU Idle and Sleep modes
- Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal

Figure 12-1 presents a block diagram of the 16-bit Timer1 module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS, TECS and TGATE bits.
- 4. Set or clear the TSYNC bit to configure synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the Timer1 Interrupt Enable bit, T1IE. Use the Timer1 Interrupt Priority bits, T1IP<2:0>, to set the interrupt priority.



© 2010-2014 Microchip Technology Inc.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
TON		TSIDL	_	_		TIECS1	TIECS0
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
	TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS	_
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	TON: Timer1 1 = Starts 16 0 = Stops 16	-bit Timer1					
bit 14	Unimplemen	ted: Read as '	כי				
bit 13	TSIDL: Timer	r1 Stop in Idle N	/lode bit				
		nues module op es module opera		device enters lo ode	dle mode		
bit 12-10	Unimplemen	ted: Read as '	כ'				
bit 9-8				rce Select bits (selected when	TCS = 1)	
	10 = LPRC o	emented, do no scillator xternal clock in					
bit 7	Unimplemen	ted: Read as '	כי				
bit 6	When TCS = This bit is ign When TCS = 1 = Gated tir	ored.	n is enabled	Enable bit			
bit 5-4	TCKPS<1:0> 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1	: Timer1 Input	Clock Prescale	e Select bits			
bit 3	Unimplemen	ted: Read as '	o'				
bit 2	TSYNC: Time	er1 External Clo	ock Input Sync	hronization Sel	ect bit		
	0 = Does not When TCS =	nizes external c t synchronize e <u>_0:</u>		nput			
hit 1	This bit is ign		Coloct hit				
bit 1	1 = Extended	Clock Source S d clock is selec clock (Fosc/2)		er			
bit 0		ited: Read as '	כ'				
Note 1: C	hanging the val	ue of T1CON w		is running (TON	l = 1) causes t	he timer presca	le counter to

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER⁽¹⁾

13.0 TIMER2/3 AND TIMER4/5

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "Timers" (DS39704) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent, 16-bit timers with selectable operating modes.

As 32-bit timers, Timer2/3 and Timer4/5 can each operate in three modes:

- Two independent 16-bit timers with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit timer
- Single 32-bit synchronous counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-Bit Period Register Match
- ADC Event Trigger (only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the ADC event trigger. This trigger is implemented only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in generic form in Register 13-1; T3CON and T5CON are shown in Register 13-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word; Timer3 and Timer4 are the most significant word of the 32-bit timers.

Note: For 32-bit operation, T3CON and T5CON control bits are ignored. Only T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 or Timer5 interrupt flags. To configure Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 or T45 bit (T2CON<3> or T4CON<3> = 1).
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- Set the Clock and Gating modes using the TCS and TGATE bits. If TCS is set to an external clock, RPINRx (TxCK) must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
- 4. Load the timer period value. PR3 (or PR5) will contain the most significant word (msw) of the value, while PR2 (or PR4) contains the least significant word (lsw).
- 5. If interrupts are required, set the interrupt enable bit, T3IE or T5IE. Use the priority bits, T3IP<2:0> or T5IP<2:0>, to set the interrupt priority. Note that while Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the TON bit (= 1).

The timer value, at any point, is stored in the register pair, TMR<3:2> (or TMR<5:4>). TMR3 (TMR5) always contains the most significant word of the count, while TMR2 (TMR4) contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- Clear the T32 bit corresponding to that timer (T2CON<3> for Timer2 and Timer3 or T4CON<3> for Timer4 and Timer5).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON (TxCON<15> = 1) bit.





FIGURE 13-3: TIMER3 AND TIMER5 (16-BIT SYNCHRONOUS) BLOCK DIAGRAM



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON		TSIDL		—	_	—	_
bit 15	·					· · ·	bit
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
	TGATE	TCKPS1	TCKPS0	T32 ⁽¹⁾	_	TCS ⁽²⁾	_
bit 7	TOME			102		100	bit
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimplem	ented bit. rea	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkno	own
							-
bit 15	TON: Timerx	on bit					
	When TxCO	N<3> = 1:					
		2-bit Timerx/y					
		2-bit Timerx/y					
	When TxCO						
	1 = Starts 16 0 = Stops 16						
bit 14	-	nted: Read as '	n'				
bit 13	•	erx Stop in Idle N					
		nues module op		levice enters Id	le mode		
		es module opera					
bit 12-7		nted: Read as '					
bit 6	TGATE: Tim	erx Gated Time	Accumulation	Enable bit			
	When TCS =	<u>= 1:</u>					
	This bit is igr	nored.					
	When TCS =						
		me accumulatio me accumulatio					
bit 5-4	TCKPS<1:0	>: Timerx Input	Clock Prescale	Select bits			
	11 = 1:256						
	10 = 1:64						
	01 = 1:8 00 = 1:1						
bit 3		Fimer Mode Sele	ect hit(1)				
bit 0		and Timery form		timer			
		and Timery act a					
	In 32-bit mod	de, T3CON cont	rol bits do not a	affect 32-bit time	er operation.		
bit 2	-	nted: Read as '					
bit 1	TCS: Timerx	Clock Source S	Select bit ⁽²⁾				
		l clock is from pi clock (Fosc/2)	n, TxCK (on th	e rising edge)			
bit 0	Unimpleme	nted: Read as '	0'				
Note 1:	In T4CON, the T T5CON control b				32-bit mode. I	n 32-bit mode, th	ne T3CON (
2:	If TCS = 1, RPIN Section 11.4 "P			l to an available	e RPn/RPIn pi	n. For more infor	mation, se
3:	Changing the va			s running (TON	= 1) causes t	he timer prescale	o countor t

3: Changing the value of TxCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.

TyCON: TIMER3 AND TIMER5 CONTROL REGISTER⁽³⁾ **REGISTER 13-2:** R/W-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 TON⁽¹⁾ TSIDL⁽¹⁾ ____ _ bit 15 bit 8 R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 U-0 R/W-0 TCS^(1,2) TGATE⁽¹⁾ TCKPS0⁽¹⁾ TCKPS1⁽¹⁾ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown TON: Timery On bit⁽¹⁾ bit 15 1 = Starts 16-bit Timery 0 = Stops 16-bit Timery Unimplemented: Read as '0' bit 14 **TSIDL:** Timery Stop in Idle Mode bit⁽¹⁾ bit 13 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode Unimplemented: Read as '0' bit 12-7 bit 6 **TGATE:** Timery Gated Time Accumulation Enable bit⁽¹⁾ When TCS = 1: This bit is ignored. When TCS = 0: 1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabled TCKPS<1:0>: Timery Input Clock Prescale Select bits⁽¹⁾ bit 5-4 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1bit 3-2 Unimplemented: Read as '0' TCS: Timery Clock Source Select bit^(1,2) bit 1 1 = External clock from pin, TyCK (on the rising edge) 0 = Internal clock (Fosc/2) bit 0 Unimplemented: Read as '0' Note 1: When 32-bit operation is enabled (T2CON<3> or T4CON<3> = 1), these bits have no effect on Timery operation; all timer functions are set through T2CON and T4CON.

- 2: If TCS = 1, RPINRx (TxCK) must be configured to an available RPn/RPIn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
- **3:** Changing the value of TyCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.

NOTES:

14.0 INPUT CAPTURE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "Input Capture with Dedicated Timer" (DS39722) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

Devices in the PIC24FJ128GA310 family contain seven independent input capture modules. Each of the modules offers a wide range of configuration and operating options for capturing external pulse events and generating interrupts.

Key features of the input capture module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 30 user-selectable sync/trigger sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

The module is controlled through two registers: ICxCON1 (Register 14-1) and ICxCON2 (Register 14-2). A general block diagram of the module is shown in Figure 14-1.

14.1 General Operating Modes

14.1.1 SYNCHRONOUS AND TRIGGER MODES

When the input capture module operates in a Free-Running mode, the internal 16-bit counter, ICxTMR, counts up continuously, wrapping around from FFFFh to 0000h on each overflow. Its period is synchronized to the selected external clock source. When a capture event occurs, the current 16-bit value of the internal counter is written to the FIFO buffer.

In Synchronous mode, the module begins capturing events on the ICx pin as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the internal counter is reset. In Trigger mode, the module waits for a Sync event from another internal module to occur before allowing the internal counter to run.

Standard, free-running operation is selected by setting the SYNCSELx bits (ICxCON2<4:0>) to '00000' and clearing the ICTRIG bit (ICxCON2<7>). Synchronous and Trigger modes are selected any time the SYNCSELx bits are set to any value except '00000'. The ICTRIG bit selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSELx bits determine the sync/trigger source.

When the SYNCSELx bits are set to '00000' and ICTRIG is set, the module operates in Software Trigger mode. In this case, capture operations are started by manually setting the TRIGSTAT bit (ICxCON2<6>).

FIGURE 14-1: INPUT CAPTURE x BLOCK DIAGRAM



14.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own 16-bit timer. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, Modules 1 and 2 are paired, as are Modules 3 and 4, and so on.) The odd numbered module (ICx) provides the Least Significant 16 bits of the 32-bit register pairs and the even module (ICy) provides the Most Significant 16 bits. Wraparounds of the ICx registers cause an increment of their corresponding ICy registers.

Cascaded operation is configured in hardware by setting the IC32 bits (ICxCON2<8>) for both modules.

14.2 Capture Operations

The input capture module can be configured to capture timer values and generate interrupts on rising edges on ICx or all transitions on ICx. Captures can be configured to occur on all rising edges or just some (every 4^{th} or 16^{th}). Interrupts can be independently configured to generate on each event or a subset of events.

To set up the module for capture operations:

- 1. Configure the ICx input for one of the available Peripheral Pin Select pins.
- 2. If Synchronous mode is to be used, disable the sync source before proceeding.
- 3. Make sure that any previous data has been removed from the FIFO by reading ICxBUF until the ICBNE bit (ICxCON1<3>) is cleared.
- 4. Set the SYNCSELx bits (ICxCON2<4:0>) to the desired sync/trigger source.
- 5. Set the ICTSELx bits (ICxCON1<12:10>) for the desired clock source.
- 6. Set the ICIx bits (ICxCON1<6:5>) to the desired interrupt frequency
- 7. Select Synchronous or Trigger mode operation:
 - a) Check that the SYNCSELx bits are not set to '000000'.
 - b) For Synchronous mode, clear the ICTRIG bit (ICxCON2<7>).
 - c) For Trigger mode, set ICTRIG, and clear the TRIGSTAT bit (ICxCON2<6>).
- 8. Set the ICMx bits (ICxCON1<2:0>) to the desired operational mode.
- 9. Enable the selected sync/trigger source.

For 32-bit cascaded operations, the setup procedure is slightly different:

- 1. Set the IC32 bits for both modules (ICyCON2<8>) and (ICxCON2<8>), enabling the even numbered module first. This ensures the modules will start functioning in unison.
- 2. Set the ICTSELx and SYNCSELx bits for both modules to select the same sync/trigger and time base source. Set the even module first, then the odd module. Both modules must use the same ICTSELx and SYNCSELx bits settings.
- Clear the ICTRIG bit of the even module (ICyCON2<7>). This forces the module to run in Synchronous mode with the odd module, regardless of its trigger setting.
- 4. Use the odd module's ICIx bits (ICxCON1<6:5>) to set the desired interrupt frequency.
- Use the ICTRIG bit of the odd module (ICxCON2<7>) to configure Trigger or Synchronous mode operation.
- **Note:** For Synchronous mode operation, enable the sync source as the last step. Both input capture modules are held in Reset until the sync source is enabled.
- Use the ICMx bits of the odd module (ICxCON1<2:0>) to set the desired Capture mode.

The module is ready to capture events when the time base and the sync/trigger source are enabled. When the ICBNE bit (ICxCON1<3>) becomes set, at least one capture value is available in the FIFO. Read input capture values from the FIFO until the ICBNE clears to '0'.

For 32-bit operation, read both the ICxBUF and ICyBUF for the full 32-bit timer value (ICxBUF for the Isw, ICyBUF for the msw). At least one capture value is available in the FIFO buffer when the odd module's ICBNE bit (ICxCON1<3>) becomes set. Continue to read the buffer registers until ICBNE is cleared (performed automatically by hardware).

REGISTER 14-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
—	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R-0, HSC	R-0, HSC	R/W-0	R/W-0	R/W-0
	ICI1	ICI0	ICOV	ICBNE	ICM2 ⁽¹⁾	ICM1 ⁽¹⁾	ICM0 ⁽¹⁾
bit 7							bit 0

Legend:	HSC = Hardware Settable/C	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown				

bit 15-14 bit 13	Unimplemented: Read as '0' ICSIDL: Input Capture x Module Stop in Idle Control bit 1 = Input capture module halts in CPU Idle mode 0 = Input capture module continues to operate in CPU Idle mode
bit 12-10	ICTSEL<2:0>: Input Capture x Timer Select bits 111 = System clock (Fosc/2) 110 = Reserved 101 = Reserved 100 = Timer1 011 = Timer5 010 = Timer4 001 = Timer2 000 = Timer3
bit 9-7	Unimplemented: Read as '0'
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits 11 = Interrupt on every fourth capture event 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event 00 = Interrupt on every capture event
bit 4	ICOV: Input Capture x Overflow Status Flag bit (read-only)
	 1 = Input capture overflow has occurred 0 = No input capture overflow has occurred
bit 3	ICBNE: Input Capture x Buffer Empty Status bit (read-only)
	 1 = Input capture buffer is not empty, at least one more capture value can be read 0 = Input capture buffer is empty
bit 2-0	ICM<2:0>: Input Capture x Mode Select bits ⁽¹⁾ 111 = Interrupt mode: Input capture functions as an interrupt pin only when the device is in Sleep or Idle mode (rising edge detect only, all other control bits are not applicable) 110 = Unused (module is disabled) 101 = Prescaler Capture mode: Capture on every 16 th rising edge 010 = Prescaler Capture mode: Capture on every 4 th rising edge 011 = Simple Capture mode: Capture on every falling edge 010 = Simple Capture mode: Capture on every falling edge 001 = Edge Detect Capture mode: Capture on every edge (rising and falling); ICI<1:0> bits do not control interrupt generation for this mode 000 = Input capture module is turned off
Note 1. Th	a ICy input must also be configured to an available DDs/DDIs pin. For more information, app

Note 1: The ICx input must also be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	IC32
bit 15							bit 8

R/W-0	R/W-0, HS	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9	Unimplemented: Read as '0'
bit 8	IC32: Cascade Two IC Modules Enable bit (32-bit operation)
	 1 = ICx and ICy operate in cascade as a 32-bit module (this bit must be set in both modules) 0 = ICx functions independently as a 16-bit module
bit 7	ICTRIG: ICx Sync/Trigger Select bit
	 1 = Trigger ICx from the source designated by the SYNCSELx bits 0 = Synchronize ICx with the source designated by the SYNCSELx bits
bit 6	TRIGSTAT: Timer Trigger Status bit
	 1 = Timer source has been triggered and is running (set in hardware, can be set in software) 0 = Timer source has not been triggered and is being held clear
bit 5	Unimplemented: Read as '0'

- Note 1: Use these inputs as trigger sources only and never as sync sources.
 - 2: Never use an IC module as its own trigger source, by selecting this mode.

REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Synchronization/Trigger Source Selection bits
 - 11111 = Reserved 11110 = Reserved⁽²⁾ 11101 = Reserved⁽²⁾ 11100 = CTMU⁽¹⁾ 11011 = ADC⁽¹⁾ 11010 = Comparator 3⁽¹⁾ 11001 = Comparator 2⁽¹⁾ 11000 = Comparator 1⁽¹⁾ 10111 = Reserved⁽²⁾ 10110 = Input Capture 7⁽²⁾ 10101 = Input Capture 6⁽²⁾ 10100 = Input Capture 5⁽²⁾ 10011 = Input Capture 4⁽²⁾ 10010 = Input Capture 3⁽²⁾ 10001 = Input Capture 2⁽²⁾ 10000 = Input Capture 1⁽²⁾ 01111 = Timer5 01110 = Timer4 01101 = Timer3 01100 = Timer2 01011 = Timer1 01010 = Reserved 01001 = Reserved 01000 = Reserved 00111 = Output Compare 7 00010 = Output Compare 2 00001 = Output Compare 1 00000 = Not synchronized to any other module
- Note 1: Use these inputs as trigger sources only and never as sync sources.
 - 2: Never use an IC module as its own trigger source, by selecting this mode.

NOTES:

15.0 OUTPUT COMPARE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "Output Compare with Dedicated Timer" (DS39723) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

Devices in the PIC24FJ128GA310 family all feature seven independent output compare modules. Each of these modules offers a wide range of configuration and operating options for generating pulse trains on internal device events, and can produce Pulse-Width Modulated waveforms for driving power applications.

Key features of the output compare module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 31 user-selectable trigger/sync sources available
- Two separate Period registers (a main register, OCxR, and a secondary register, OCxRS) for greater flexibility in generating pulses of varying widths
- Configurable for single pulse or continuous pulse generation on an output event, or continuous PWM waveform generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

15.1 General Operating Modes

15.1.1 SYNCHRONOUS AND TRIGGER MODES

When the output compare module operates in a Free-Running mode, the internal 16-bit counter, OCxTMR, counts up continuously, wrapping around from 0xFFFF to 0x0000 on each overflow. Its period is synchronized to the selected external clock source. Compare or PWM events are generated each time a match between the internal counter and one of the Period registers occurs.

In Synchronous mode, the module begins performing its compare or PWM operation as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the module's internal counter is reset. In Trigger mode, the module waits for a sync event from another internal module to occur before allowing the counter to run.

Free-Running mode is selected by default or any time that the SYNCSELx bits (OCxCON2<4:0>) are set to '00000'. Synchronous or Trigger modes are selected any time the SYNCSELx bits are set to any value except '00000'. The OCTRIG bit (OCxCON2<7>) selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSELx bits determine the sync/trigger source.

15.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own set of 16-Bit Timer and Duty Cycle registers. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, Modules 1 and 2 are paired, as are Modules 3 and 4, and so on.) The odd numbered module (OCx) provides the Least Significant 16 bits of the 32-bit register pairs and the even module (OCy) provides the Most Significant 16 bits. Wraparounds of the OCx registers cause an increment of their corresponding OCy registers.

Cascaded operation is configured in hardware by setting the OC32 bit (OCxCON2<8>) for both modules. For more details on cascading, refer to **"Output Compare with Dedicated Timer"** (DS39723) in the *"dsPIC33/PIC24 Family Reference Manual"*.



FIGURE 15-1: OUTPUT COMPARE x BLOCK DIAGRAM (16-BIT MODE)

15.2 Compare Operations

In Compare mode (Figure 15-1), the output compare module can be configured for single-shot or continuous pulse generation. It can also repeatedly toggle an output pin on each timer event.

To set up the module for compare operations:

- 1. Configure the OCx output for one of the available Peripheral Pin Select pins.
- Calculate the required values for the OCxR and (for Double Compare modes) OCxRS Duty Cycle registers:
 - a) Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
 - b) Calculate time to the rising edge of the output pulse relative to the timer start value (0000h).
 - c) Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.

- 3. Write the rising edge value to OCxR and the falling edge value to OCxRS.
- 4. Set the Timer Period register, PRy, to a value equal to or greater than the value in OCxRS.
- 5. Set the OCM<2:0> bits for the appropriate compare operation (= 0xx).
- For Trigger mode operations, set OCTRIG to enable Trigger mode. Set or clear TRIGMODE to configure trigger operation and TRIGSTAT to select a hardware or software trigger. For Synchronous mode, clear OCTRIG.
- Set the SYNCSEL<4:0> bits to configure the trigger or synchronization source. If free-running timer operation is required, set the SYNCSELx bits to '00000' (no sync/trigger source).
- Select the time base source with the OCTSEL<2:0> bits. If necessary, set the TON bit for the selected timer, which enables the compare time base to count. Synchronous mode operation starts as soon as the time base is enabled; Trigger mode operation starts after a trigger source event occurs.

For 32-bit cascaded operation, these steps are also necessary:

- 1. Set the OC32 bits for both registers (OCyCON2<8>) and (OCxCON2<8>). Enable the even numbered module first to ensure the modules will start functioning in unison.
- Clear the OCTRIG bit of the even module (OCyCON2<7>), so the module will run in Synchronous mode.
- 3. Configure the desired output and Fault settings for OCy.
- 4. Force the output pin for OCx to the output state by clearing the OCTRIS bit.
- If Trigger mode operation is required, configure the trigger options in OCx by using the OCTRIG (OCxCON2<7>), TRIGMODE (OCxCON1<3>) and SYNCSELx (OCxCON2<4:0>) bits.
- Configure the desired Compare or PWM mode of operation (OCM<2:0>) for OCy first, then for OCx.

Depending on the output mode selected, the module holds the OCx pin in its default state and forces a transition to the opposite state when OCxR matches the timer. In Double Compare modes, OCx is forced back to its default state when a match with OCxRS occurs. The OCxIF interrupt flag is set after an OCxR match in Single Compare modes and after each OCxRS match in Double Compare modes.

Single-shot pulse events only occur once, but may be repeated by simply rewriting the value of the OCxCON1 register. Continuous pulse events continue indefinitely until terminated.

15.3 Pulse-Width Modulation (PWM) Mode

In PWM mode, the output compare module can be configured for edge-aligned or center-aligned pulse waveform generation. All PWM operations are double-buffered (buffer registers are internal to the module and are not mapped into SFR space).

To configure the output compare module for PWM operation:

- 1. Configure the OCx output for one of the available Peripheral Pin Select pins.
- 2. Calculate the desired duty cycles and load them into the OCxR register.
- 3. Calculate the desired period and load it into the OCxRS register.
- Select the current OCx as the synchronization source by writing 0x1F to the SYNCSEL<4:0> bits (OCxCON2<4:0>) and '0' to the OCTRIG bit (OCxCON2<7>).
- 5. Select a clock source by writing to the OCTSEL<2:0> bits (OCxCON<12:10>).
- 6. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- 7. Select the desired PWM mode with the OCM<2:0> bits (OCxCON1<2:0>).
- Appropriate Fault inputs may be enabled by using the ENFLT<2:0> bits as described in Register 15-1.
- 9. If a timer is selected as a clock source, set the selected timer prescale value. The selected timer's prescaler output is used as the clock input for the OCx timer and not the selected timer output.

Note: This peripheral contains input and output functions that may need to be configured by the Peripheral Pin Select. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.





15.3.1 PWM PERIOD

The PWM period is specified by writing to PRy, the Timer Period register. The PWM period can be calculated using Equation 15-1.

EQUATION 15-1: CALCULATING THE PWM PERIOD⁽¹⁾

PWM Period = $[(PRy) + 1 \bullet TCY \bullet (Timer Prescale Value)]$

where: PWM Frequency = 1/[PWM Period]

Note 1: Based on TCY = TOSC * 2; Doze mode and PLL are disabled.

Note: A PRy value of N will produce a PWM period of N + 1 time base count cycles. For example, a value of 7, written into the PRy register, will yield a period consisting of 8 time base cycles.

15.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the OCxRS and OCxR registers. The OCxRS and OCxR registers can be written to at any time, but the duty cycle value is not latched until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation.

Some important boundary parameters of the PWM duty cycle include:

- If OCxR, OCxRS, and PRy are all loaded with 0000h, the OCx pin will remain low (0% duty cycle).
- If OCxRS is greater than PRy, the pin will remain high (100% duty cycle).

See Example 15-1 for PWM mode timing details. Table 15-1 and Table 15-2 show example PWM frequencies and resolutions for a device operating at 4 MIPS and 10 MIPS, respectively.

EQUATION 15-2: CALCULATION FOR MAXIMUM PWM RESOLUTION⁽¹⁾

 $Maximum PWM Resolution (bits) = \frac{\log_{10} \left(\frac{FCY}{FPWM \bullet (Timer Prescale Value)} \right)}{\log_{10}^{(2)}} bits$

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

EXAMPLE 15-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS⁽¹⁾

1. Find the Timer Period register value for a desired PWM frequency of 52.08 kHz, where Fosc = 8 MHz with PLL (32 MHz device clock rate) and a Timer2 prescaler setting of 1:1.

 $TCY = 2 \bullet TOSC = 62.5 \text{ ns}$

PWM Period = 1/PWM Frequency = 1/52.08 kHz = 19.2 ms

PWM Period = $(PR2 + 1) \bullet TCY \bullet (Timer2 Prescale Value)$

 $19.2 \text{ ms} = (PR2 + 1) \bullet 62.5 \text{ ns} \bullet 1$

PR2 = 306

2. Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate:

PWM Resolution = $log_{10}(FCY/FPWM)/log_{10}2)$ bits

= $(\log_{10}(16 \text{ MHz}/52.08 \text{ kHz})/\log_{10}2)$ bits

= 8.3 bits

Note 1: Based on TCY = 2 * TOSC; Doze mode and PLL are disabled.

TABLE 15-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (Fcy = 4 MHz)⁽¹⁾

PWM Frequency	7.6 Hz	61 Hz	122 Hz	977 Hz	3.9 kHz	31.3 kHz	125 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

TABLE 15-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (Fcy = 16 MHz)⁽¹⁾

PWM Frequency	30.5 Hz	244 Hz	488 Hz	3.9 kHz	15.6 kHz	125 kHz	500 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

REGISTER 15-1:

U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 OCSIDL OCTSEL2 OCTSEL1 **OCTSEL0** ENFLT2⁽²⁾ ENFLT1⁽²⁾ bit 15 bit 8 R/W-0 R/W-0, HSC R/W-0, HSC R/W-0, HSC R/W-0 R/W-0 R/W-0 R/W-0 OCFLT2^(2,3) OCFLT0^(2,4) OCM0⁽¹⁾ ENFLTO⁽²⁾ OCFLT1^(2,4) OCM2⁽¹⁾ OCM1⁽¹⁾ TRIGMODE bit 7 bit 0 Legend: HSC = Hardware Settable/Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '0' = Bit is cleared '1' = Bit is set x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 OCSIDL: Output Compare x Stop in Idle Mode Control bit 1 = Output Compare x halts in CPU Idle mode 0 = Output Compare x continues to operate in CPU Idle mode bit 12-10 OCTSEL<2:0>: Output Compare x Timer Select bits 111 = Peripheral clock (FCY) 110 = Reserved 101 = Reserved 100 = Timer1 clock (only synchronous clock is supported) 011 = Timer5 clock 010 = Timer4 clock 001 = Timer3 clock 000 = Timer2 clock bit 9 ENFLT2: Fault Input 2 Enable bit⁽²⁾ 1 = Fault 2 (Comparator 1/2/3 out) is enabled⁽³⁾ 0 = Fault 2 is disabled ENFLT1: Fault Input 1 Enable bit⁽²⁾ bit 8 1 = Fault 1 (OCFB pin) is enabled⁽⁴⁾ 0 = Fault 1 is disabled ENFLT0: Fault Input 0 Enable bit⁽²⁾ bit 7 1 = Fault 0 (OCFA pin) is enabled⁽⁴⁾ 0 = Fault 0 is disabled OCFLT2: PWM Fault 2 (Comparator 1/2/3) Condition Status bit^(2,3) bit 6 1 = PWM Fault 2 has occurred 0 = No PWM Fault 2 has occurred OCFLT1: PWM Fault 1 (OCFB pin) Condition Status bit^(2,4) bit 5 1 = PWM Fault 1 has occurred 0 = No PWM Fault 1 has occurred Note 1: The OCx output must also be configured to an available RPn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)". 2: The Fault input enable and Fault status bits are valid when OCM<2:0> = 111 or 110. 3: The Comparator 1 output controls the OC1-OC3 channels; Comparator 2 output controls the OC4-OC6 channels; Comparator 3 output controls the OC7-OC9 channels.

OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

4: The OCFA/OCFB Fault input must also be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1 (CONTINUED)

- bit 4 OCFLT0: PWM Fault 0 (OCFA pin) Condition Status bit^(2,4)
 - 1 = PWM Fault 0 has occurred
 - 0 = No PWM Fault 0 has occurred
- bit 3 TRIGMODE: Trigger Status Mode Select bit
 - 1 = TRIGSTAT (OCxCON2<6>) is cleared when OCxRS = OCxTMR or in software
 - 0 = TRIGSTAT is only cleared by software
- bit 2-0 OCM<2:0>: Output Compare x Mode Select bits⁽¹⁾
 - 111 = Center-Aligned PWM mode on $OCx^{(2)}$
 - 110 = Edge-Aligned PWM mode on $OCx^{(2)}$
 - 101 = Double Compare Continuous Pulse mode: Initialize the OCx pin low; toggle the OCx state continuously on alternate matches of OCxR and OCxRS
 - 100 = Double Compare Single-Shot mode: Initialize the OCx pin low; toggle the OCx state on matches of OCxR and OCxRS for one cycle
 - 011 = Single Compare Continuous Pulse mode: Compare events continuously toggle the OCx pin
 - 010 = Single Compare Single-Shot mode: Initialize OCx pin high; compare event forces the OCx pin low
 - 001 = Single Compare Single-Shot mode: Initialize OCx pin low; compare event forces the OCx pin high
 - 000 = Output compare channel is disabled
- Note 1: The OCx output must also be configured to an available RPn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
 - 2: The Fault input enable and Fault status bits are valid when OCM<2:0> = 111 or 110.
 - **3:** The Comparator 1 output controls the OC1-OC3 channels; Comparator 2 output controls the OC4-OC6 channels; Comparator 3 output controls the OC7-OC9 channels.
 - 4: The OCFA/OCFB Fault input must also be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
FLTMD	FLTOUT	FLTTRIEN	OCINV		DCB1 ⁽³⁾	DCB0 ⁽³⁾	OC32				
bit 15							bit 8				
R/W-0	R/W-0, HS	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0				
OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0				
bit 7							bit C				
Legend:			re Settable bit								
R = Readal	ble bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown				
bit 15		t Mode Select I									
		ode is maintaine n software	d until the Fau	Ilt source is ren	noved and the	corresponding	OCFLT0 bit is				
			d until the Fau	It source is rem	loved and a ne	w PWM period	starts				
bit 14		 Fault mode is maintained until the Fault source is removed and a new PWM period starts FLTOUT: Fault Out bit 									
	1 = PWM ou	1 = PWM output is driven high on a Fault									
	0 = PWM ou	0 = PWM output is driven low on a Fault									
bit 13	FLTTRIEN: F	FLTTRIEN: Fault Output State Select bit									
	1 = Pin is forced to an output on a Fault condition										
	0 = Pin I/O condition is unaffected by a Fault										
bit 12	OCINV: OCMP Invert bit										
	 1 = OCx output is inverted 0 = OCx output is not inverted 										
bit 11											
bit 10-9	-	Unimplemented: Read as '0' DCB<1:0>: PWM Duty Cycle Least Significant bits ⁽³⁾									
		11 = Delay OCx falling edge by $\frac{3}{4}$ of the instruction cycle									
	10 = Delay C	10 = Delay OCx falling edge by ½ of the instruction cycle									
	01 = Delay OCx falling edge by 1/4 of the instruction cycle										
1.11.0		 00 = OCx falling edge occurs at the start of the instruction cycle OC32: Cascade Two OC Modules Enable bit (32-bit operation) 									
bit 8		ade Two OC Mo module operat		bit (32-bit opera	ation)						
bit 7		 0 = Cascade module operation is disabled OCTRIG: OCx Trigger/Sync Select bit 									
		1 = Trigger OCx from the source designated by the SYNCSELx bits									
		0 = Synchronize OCx with the source designated by the SYNCSELx bits									
bit 6	TRIGSTAT: T	imer Trigger St	atus bit								
		1 = Timer source has been triggered and is running									
		urce has not be		-	d clear						
bit 5		x Output Pin D	irection Select	bit							
	1 = OCx pin i 0 = Output C	s tri-stated	eral x is connec	cted to an OCx	pin						
	Never use an OC	x module as its				mode or anothe	er equivalent				
	SYNCSELx settir	-	cee only and n	aver as svac or							
2: (Use these inputs	as ingger sour		ever as sync so							

3: The DCB<1:0> bits are double-buffered in PWM modes only (OCM<2:0> (OCxCON1<2:0>) = 111, 110).

REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits
 - 11111 = This OC module⁽¹⁾
 - 11110 = Input Capture $9^{(2)}$
 - 11101 = Input Capture 6⁽²⁾ 11100 = CTMU⁽²⁾
 - $11001 = ADC^{(2)}$
 - 11011 = ADO¹⁴11010 = Comparator 3⁽²⁾
 - $11001 = \text{Comparator } 2^{(2)}$
 - 11000 = Comparator 1⁽²⁾
 - 10111 = Input Capture 4⁽²⁾
 - 10110 = Input Capture 3⁽²⁾
 - 10101 = Input Capture 2⁽²⁾
 - 10100 = Input Capture 1⁽²⁾
 - 10011 = Input Capture 8⁽²⁾
 - 10010 = Input Capture 7⁽²⁾
 - 1000x = Reserved
 - 01111 = Timer5
 - 01110 = Timer4
 - 01101 = Timer3
 - 01100 = Timer2
 - 01011 = Timer1
 - 01010 = Input Capture 5⁽²⁾
 - 01001 = Output Compare $9^{(1)}$
 - 01000 = Output Compare 8(1)
 - 00111 = Output Compare $7^{(1)}$
 - 00110 = Output Compare $6^{(1)}$
 - 00101 = Output Compare $5^{(1)}$
 - $00100 = \text{Output Compare 4}^{(1)}$
 - $00011 = \text{Output Compare 3}^{(1)}$
 - 00010 = Output Compare $2^{(1)}$
 - $00001 = \text{Output Compare 1}^{(1)}$
 - 00000 = Not synchronized to any other module
- **Note 1:** Never use an OCx module as its own trigger source, either by selecting this mode or another equivalent SYNCSELx setting.
 - 2: Use these inputs as trigger sources only and never as sync sources.
 - 3: The DCB<1:0> bits are double-buffered in PWM modes only (OCM<2:0> (OCxCON1<2:0>) = 111, 110).

NOTES:

16.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "Serial Peripheral Interface (SPI)" (DS39699) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, ADC Converters, etc. The SPI module is compatible with the SPI and SIOP Motorola[®] interfaces. All PIC24FJ128GA310 family devices include two SPI modules.

The module supports operation in two buffer modes. In Standard mode, data is shifted through a single serial buffer. In Enhanced Buffer mode, data is shifted through an 8-level FIFO buffer.

Note:	Do not perform Read-Modify-Write opera-
	tions (such as bit-oriented instructions) on
	the SPIxBUF register in either Standard or
	Enhanced Buffer mode.

The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported.

The SPI serial interface consists of four pins:

- · SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPI module can be configured to operate using 2, 3 or 4 pins. In the 3-pin mode, \overline{SSx} is not used. In the 2-pin mode, both SDOx and \overline{SSx} are not used.

Block diagrams of the module in Standard and Enhanced modes are shown in Figure 16-1 and Figure 16-2.

Note: In this section, the SPI modules are referred to together as SPIx or separately as SPI1 or SPI2. Special Function Registers will follow a similar notation. For example, SPIxCON1 and SPIxCON2 refer to the control registers for any of the 2 SPI modules.

To set up the SPI module for the Standard Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSx register.
 - b) Set the SPIxIE bit in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 5. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Standard Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSx register.
 - b) Set the SPIxIE bit in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- If the CKE bit (SPIxCON1<8>) is set, then the SSEN bit (SPIxCON1<7>) must be set to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 16-1: SPIX MODULE BLOCK DIAGRAM (STANDARD MODE)



To set up the SPI module for the Enhanced Buffer Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSx register.
 - b) Set the SPIxIE bit in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- 5. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 6. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Enhanced Buffer Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSx register.
 - b) Set the SPIxIE bit in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- 5. If the CKE bit is set, then the SSEN bit must be set, thus enabling the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- 8. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 16-2: SPIX MODULE BLOCK DIAGRAM (ENHANCED MODE)



REGISTER 16-1:	SPIxSTAT: SPIx STATUS AND CONTROL REGISTER
----------------	--

R/W-0	U-0	R/W-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC			
SPIEN ⁽¹⁾	_	SPISIDL	_	—	SPIBEC2	SPIBEC1	SPIBEC0			
bit 15	·			·			bit 8			
R-0, HSC	R/C-0, HS	R-0, HSC	R/W-0	R/W-0	R/W-0	R-0, HSC	R-0, HSC			
SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF			
bit 7	·	- -		·			bit (
Legend:		C = Clearable	bit	HS = Hardwa	re Settable bit					
R = Readable	e bit	W = Writable	oit	U = Unimpler	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
HSC = Hardv	vare Settable/C	learable bit								
bit 15	SPIEN: SPIX									
		module and co	nfigures SCKx	, SDOx, SDIx a	and SSx as ser	ial port pins				
L:1 4 4	 0 = Disables module Unimplemented: Read as '0' 									
bit 14 bit 13	-									
DIL 15	SPISIDL: SPIx Stop in Idle Mode bit									
	 Discontinues module operation when device enters Idle mode Continues module operation in Idle mode 									
bit 12-11		ted: Read as 'd								
bit 10-8	SPIBEC<2:0>: SPIx Buffer Element Count bits (valid in Enhanced Buffer mode)									
	Master mode:									
	Number of SPI transfers pending.									
	<u>Slave mode:</u> Number of SPI transfers unread.									
bit 7	SRMPT: SPIx Shift Register (SPIxSR) Empty bit (valid in Enhanced Buffer mode)									
		ft register is em ft register is not		to send or rece	eive					
bit 6	SPIROV: SPI	x Receive Over	flow Flag bit							
	1 = A new byte/word is completely received and discarded; the user software has not read the previous									
	data in the SPIxBUF register									
1.1.5	0 = No overflow has occurred									
bit 5	SRXMPT: SPIx Receive FIFO Empty bit (valid in Enhanced Buffer mode)									
	 1 = Receive FIFO is empty 0 = Receive FIFO is not empty 									
bit 4-2	SISEL<2:0>: SPIx Buffer Interrupt Mode bits (valid in Enhanced Buffer mode)									
		pt when the SF	-	-						
	110 = Interru	pt when the las	t bit is shifted	into SPIxSR; a	s a result, the T		oty			
		pt when the las								
		pt when one da pt when the SP				e IX FIFU has	one open spo			
		pt when the SF		•						
	001 = Interru	pt when data is	available in th	ne receive buffe	er (SRMPT bit i					
		pt when the last	data in the red	ceive buffer is re	ead; as a result	the buffer is en	npty (SRXMP ⁻			
	bit is s	elj								
Note 1: If S	SPIEN = 1, the	se functions mu	st be assigned	d to available R	Pn/RPIn pins b	efore use. See	Section 11.4			

Note 1: If SPIEN = 1, these functions must be assigned to available RPn/RPIn pins before use. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

REGISTER 16-1: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

bit 1	SPITBF: SPIx Transmit Buffer Full Status bit
	 1 = Transmit has not yet started, SPIxTXB is full 0 = Transmit has started, SPIxTXB is empty
	In Standard Buffer mode: Automatically set in hardware when the CPU writes to the SPIxBUF location, loading the SPIxTXB. Automatically cleared in hardware when the SPIx module transfers data from SPIxTXB to SPIxSR.
	In Enhanced Buffer mode: Automatically set in hardware when the CPU writes to the SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write.
bit 0	SPIRBF: SPIx Receive Buffer Full Status bit
	 1 = Receive is complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty
	In Standard Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when the core reads the SPIxBUF location, reading SPIxRXB.
	In Enhanced Buffer mode:
	Automatically set in hardware when SPIx transfers data from the SPIxSR to the buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

Note 1: If SPIEN = 1, these functions must be assigned to available RPn/RPIn pins before use. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	_	_	DISSCK ⁽¹⁾	DISSDO ⁽²⁾	MODE16	SMP	CKE ⁽³⁾				
bit 15				•			bit 8				
D 444 0	D # M A	DAMA	D 444 0	D 444 0	D 444 A	D # M A	D 444 0				
R/W-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
SSEN ⁽⁴ bit 7) CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0 bit (
							bit (
Legend:											
R = Reada	able bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15-13	Unimplomon	tod. Dood oo '	o'								
	-	ted: Read as ')						
bit 12				[·] modes only) ⁽¹⁾ ions as I/O	,						
		 1 = Internal SPI clock is disabled; pin functions as I/O 0 = Internal SPI clock is enabled 									
bit 11											
		DISSDO: Disable SDOx Pin bit ⁽²⁾ 1 = SDOx pin is not used by the module; pin functions as I/O									
	0 = SDOx pin is controlled by the module										
bit 10	MODE16: Word/Byte Communication Select bit										
	1 = Communication is word-wide (16 bits)										
	0 = Communication is byte-wide (8 bits)										
bit 9	SMP: SPIx Data Input Sample Phase bit Master mede:										
	<u>Master mode:</u> 1 = Input data is sampled at the end of data output time										
	0 = Input data is sampled at the middle of data output time										
	Slave mode:										
hit 0			SPIx is used in	Slave mode.							
bit 8	CKE: SPIx Clock Edge Select bit ⁽³⁾										
	 1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 										
bit 7			(Slave mode) b			·	,				
	$1 = \overline{SSx}$ pin i	s used for Slav	ve mode								
h it C				is controlled by	/ the port functi	on					
bit 6		Polarity Select I		ctive state is a							
bit 5		 0 = Idle state for the clock is a low level; active state is a high level MSTEN: Master Mode Enable bit 									
	1 = Master m	1 = Master mode									
	0 = Slave mo	ode									
Note 1:	If DISSCK = 0, Select (PPS)" for			available RPn	pin. See <mark>Secti</mark>	on 11.4 "Perip	heral Pin				
2:	If DISSDO = 0, S Select (PPS)" for			ı available RPn	pin. See <mark>Secti</mark>	on 11.4 "Perip	oheral Pin				
3:	The CKE bit is no SPI modes (FRM	EN = 1).									
4:	If SSEN = 1, SSx Select (PPS)" for			ilable RPn/PRI	n pin. See <mark>Sec</mark>	tion 11.4 "Per	ipheral Pin				

REGISTER 16-2: SPIxCON1: SPIx CONTROL REGISTER 1

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode)
 - 111 = Secondary prescale 1:1
 - 110 = Secondary prescale 2:1
 - .

 - 000 = Secondary prescale 8:1
- bit 1-0 **PPRE<1:0>:** Primary Prescale bits (Master mode)
 - 11 = Primary prescale 1:1
 - 10 = Primary prescale 4:1
 - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
- Note 1: If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
 - 2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
 - **3:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 4: If SSEN = 1, SSx must be configured to an available RPn/PRIn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

DAALC		D/// 0								
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
FRMEN	SPIFSD	SPIFPOL	—	_		—	_			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
						SPIFE	SPIBEN			
bit 7							bit (
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'				
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown			
bit 15	FRMEN: Frar	ned SPIx Supp	ort bit							
		SPIx support is								
		SPIx support is								
bit 14		me Sync Pulse		rol on SSx Pin	bit					
	1 = Frame sync pulse input (slave)									
	 0 = Frame sync pulse output (master) SPIFPOL: Frame Sync Pulse Polarity bit (Frame mode only) 									
bit 13		•		-rame mode on	iy)					
	 Frame sync pulse is active-high Frame sync pulse is active-low 									
bit 12-2		ted: Read as '								
bit 1	-									
	SPIFE: Frame Sync Pulse Edge Select bit 1 = Frame sync pulse coincides with the first bit clock									
		/nc pulse conic /nc pulse prece								
bit 0	-	anced Buffer E								
		d buffer is enat								
		d buffer is disal		node)						

REGISTER 16-3: SPIxCON2: SPIx CONTROL REGISTER 2



FIGURE 16-4: SPIX MASTER/SLAVE CONNECTION (ENHANCED BUFFER MODES)



FIGURE 16-5: SPIX MASTER, FRAME MASTER CONNECTION DIAGRAM







FIGURE 16-7: SPIx SLAVE, FRAME MASTER CONNECTION DIAGRAM



FIGURE 16-8: SPIx SLAVE, FRAME SLAVE CONNECTION DIAGRAM



EQUATION 16-1: RELATIONSHIP BETWEEN DEVICE AND SPI CLOCK SPEED⁽¹⁾

FCY

FSCK = Primary Prescaler x Secondary Prescaler

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

TABLE 16-1: SAMPLE SCKx FREQUENCIES^(1,2)

Fcy = 16 MHz	Secondary Prescaler Settings					
	1:1	2:1	4:1	6:1	8:1	
	1:1	Invalid	8000	4000	2667	2000
Drimon / Droppelar Sattinga	4:1	4000	2000	1000	667	500
Primary Prescaler Settings	16:1	1000	500	250	167	125
	64:1	250	125	63	42	31
Fcy = 5 MHz						
	1:1	5000	2500	1250	833	625
Drimon, Droppelor Sottingo	4:1	1250	625	313	208	156
Primary Prescaler Settings	16:1	313	156	78	52	39
	64:1	78	39	20	13	10

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

2: SCKx frequencies are shown in kHz.

NOTES:

17.0 INTER-INTEGRATED CIRCUIT[™] (I²C[™])

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "Inter-Integrated Circuit™ (I²C™)" (DS70000195) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The Inter-Integrated CircuitTM (I^2C^{TM}) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, display drivers, ADC Converters, etc.

The I²C module supports these features:

- Independent master and slave logic
- 7-bit and 10-bit device addresses
- General call address as defined in the I²C protocol
- Clock stretching to provide delays for the processor to respond to a slave data request
- · Both 100 kHz and 400 kHz bus specifications
- · Configurable address masking
- Multi-Master modes to prevent loss of messages in arbitration
- Bus Repeater mode, allowing the acceptance of all messages as a slave regardless of the address
- Automatic SCL
- A block diagram of the module is shown in Figure 17-1.

17.1 Communicating as a Master in a Single Master Environment

The details of sending a message in Master mode depends on the communications protocol for the device being communicated with. Typically, the sequence of events is as follows:

- 1. Assert a Start condition on SDAx and SCLx.
- 2. Send the I²C device address byte to the slave with a write indication.
- 3. Wait for and verify an Acknowledge from the slave.
- 4. Send the first data byte (sometimes known as the command) to the slave.
- 5. Wait for and verify an Acknowledge from the slave.
- 6. Send the serial memory address low byte to the slave.
- 7. Repeat Steps 4 and 5 until all data bytes are sent.
- 8. Assert a Repeated Start condition on SDAx and SCLx.
- 9. Send the device address byte to the slave with a read indication.
- 10. Wait for and verify an Acknowledge from the slave.
- 11. Enable master reception to receive serial memory data.
- 12. Generate an ACK or NACK condition at the end of a received byte of data.
- 13. Generate a Stop condition on SDAx and SCLx.



17.2 Setting Baud Rate When Operating as a Bus Master

To compute the Baud Rate Generator reload value, use Equation 17-1.

EQUATION 17-1: COMPUTING BAUD RATE RELOAD VALUE^(1,2)



Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

2: These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application.

TABLE 17-1: I2C[™] CLOCK RATES^(1,2)

17.3 Slave Address Masking

The I2CxMSK register (Register 17-3) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the slave module to respond whether the corresponding address bit value is a '0' or a '1'. For example, when I2CxMSK is set to '00100000', the slave module will detect both addresses, '0000000' and '0100000'.

To enable address masking, the Intelligent Peripheral Management Interface (IPMI) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).

Note: As a result of changes in the I²C[™] protocol, the addresses in Table 17-2 are reserved and will not be Acknowledged in Slave mode. This includes any address mask settings that include any of these addresses.

Demuired Queters Foot	F and	I2CxB		
Required System Fsc∟	Fcy	(Decimal)	(Hexadecimal)	Actual FscL
100 kHz	16 MHz	157	9D	100 kHz
100 kHz	8 MHz	78	4E	100 kHz
100 kHz	4 MHz	39	27	99 kHz
400 kHz	16 MHz	37	25	404 kHz
400 kHz	8 MHz	18	12	404 kHz
400 kHz	4 MHz	9	9	385 kHz
400 kHz	2 MHz	4	4	385 kHz
1 MHz	16 MHz	13	D	1.026 MHz
1 MHz	8 MHz	6	6	1.026 MHz
1 MHz	4 MHz	3	3	0.909 MHz

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

2: These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application.

TABLE 17-2:	I ² C ^{IM} RESERVED ADDRESSES ⁽¹⁾	
	—	

Slave Address	R/W Bit	Description				
0000 000	0	General Call Address ⁽²⁾				
0000 0000	1	Start Byte				
0000 001	x	CBus Address				
0000 01x	x	Reserved				
0000 1xx	x	HS Mode Master Code				
1111 0xx	x	10-Bit Slave Upper Byte ⁽³⁾				
1111 1xx	x	Reserved				

Note 1: The address bits listed here will never cause an address match, independent of address mask settings.

2: The address will be Acknowledged only if GCEN = 1.

3: A match on this address can only occur on the upper byte in 10-Bit Addressing mode.

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0			
I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC			
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN			
bit 7							bit C			
Legend:		HC - Hardwa	re Clearable bit							
R = Reada	ble bit	W = Writable			ented bit, read	as 'O'				
			JIL	-			0.4/2			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkn	own			
bit 15	12CEN: 12Cx E	Enable bit								
	1 = Enables t	he I2Cx module	e and configure	s the SDAx and	I SCLx pins as	serial port pins				
			e; all l ² C™ pins							
bit 14	Unimplement	ted: Read as '0	,							
bit 13	I2CSIDL: I2C	x Stop in Idle M	ode bit							
	 1 = Discontinues module operation when device enters an Idle mode 0 = Continues module operation in Idle mode 									
bit 12	SCLREL: SCLx Release Control bit (when operating as I ² C slave)									
	 1 = Releases SCLx clock 0 = Holds SCLx clock low (clock stretch) 									
	If STREN = 1: Bit is R/W (i.e., software may write '0' to initiate stretch and write '1' to release clock). Hardware is clea									
	at the beginning of slave transmission. Hardware is clear at the end of slave reception.									
	<u>If STREN = 0:</u>									
	Bit is R/S (i.e., software may only write '1' to release clock). Hardware is clear at the beginning of slave transmission.									
bit 11	IPMIEN: Intelligent Platform Management Interface (IPMI) Enable bit									
	 1 = IPMI Support mode is enabled; all addresses are Acknowledged 0 = IPMI mode is disabled 									
bit 10	A10M: 10-Bit Slave Addressing bit									
	1 = I2CxADD is a 10-bit slave address									
	0 = I2CxADD is a 7-bit slave address									
bit 9	DISSLW: Disa	able Slew Rate	Control bit							
	 1 = Slew rate control is disabled 0 = Slew rate control is enabled 									
bit 8	SMEN: SMBu	s Input Levels	bit							
	 1 = Enables I/O pin thresholds compliant with SMBus specifications 0 = Disables the SMBus input thresholds 									
bit 7	GCEN: Gener	al Call Enable	bit (when opera	ting as I ² C slav	e)					
	1 = Enables i reception	-	a general call a	address is rece	ived in the I2C	xRSR (module	is enabled for			
		all address is c	lisabled							
bit 6	STREN: SCL	k Clock Stretch	Enable bit (whe	en operating as	I ² C slave)					
	Used in conjunction with the SCLREL bit. 1 = Enables software or receive clock stretching 0 = Disables software or receive clock stretching									

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master; applicable during master receive) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	 ACKEN: Acknowledge Sequence Enable bit (when operating as I²C master; applicable during master receive) 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits the ACKDT data bit. Hardware is clear at the end of the master Acknowledge sequence. 0 = Acknowledge sequence is not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	1 = Enables Receive mode for I^2C . Hardware is clear at the end of the eighth bit of the master receive data byte.
	0 = Receive sequence is not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	1 = Initiates Stop condition on the SDAx and SCLx pins. Hardware is clear at the end of the master Stop sequence.
	0 = Stop condition is not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiates Repeated Start condition on the SDAx and SCLx pins. Hardware is clear at the end of the master Repeated Start sequence.
	0 = Repeated Start condition is not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master)
	1 = Initiates Start condition on SDAx and SCLx pins. Hardware is clear at the end of the master Start sequence.
	0 = Start condition is not in progress

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER

R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC				
ACKSTAT	TRSTAT				BCL	GCSTAT	ADD10				
bit 15							bit 8				
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC				
IWCOL	I2COV	D/Ā	Р	S	R/W	RBF	TBF				
bit 7							bit 0				
Legend:		C = Clearab	le hit	HS = Hardware	Settable bit						
R = Readab	ole bit	W = Writabl			nted bit, read as	· 'O'					
-n = Value a		'1' = Bit is s		'0' = Bit is clear		x = Bit is unkno	wn				
	ware Settable										
bit 15	ACKSTAT:	Acknowledge	Status bit								
		was detected									
		as detected la set or cleare		of Acknowledge.							
bit 14		ansmit Status		, , , , , , , , , , , , , , , , , , ,							
				icable to master	transmit operati	on.)					
		1 = Master transmit is in progress (8 bits + ACK)									
			ot in progress	er transmission.	hardware is clear	at the end of slav	ve Acknowledge				
bit 13-11		ented: Read a	•				ie / loit ie wiedge				
bit 10	-	er Bus Collisio									
	1 = A bus collision has been detected during a master operation										
	0 = No collision										
bit 9	Hardware is set at the detection of a bus collision.										
DIL 9	GCSTAT: General Call Status bit 1 = General call address was received										
	0 = General call address was not received										
	Hardware is set when the address matches the general call address; hardware is clear at Stop detection.										
bit 8		Bit Address S									
	 1 = 10-bit address was matched 0 = 10-bit address was not matched 										
				te of the matched	110-bit address; h	nardware is clear a	at Stop detection.				
bit 7		ite Collision E	-				·				
	1 = An atter	mpt to write t	o the I2CxTRI	N register failed	because the I ² C	module is busy					
	0 = No collision Hardware is set at an occurrence of write to I2CxTRN while busy (cleared by software).										
bit 6		eive Overflow			while busy (clear	eu by soltware).					
bit 0			•	xRCV register is	still holding the	previous byte					
	0 = No over	rflow									
6.4. F	_		-		2CxRCV (cleare	d by software).					
bit 5			then operating to byte receive	l as l ² C slave)							
				ed was data	address						
	Hardware is	s clear at the	e device addr			er a transmissio	n finishes or by				
	reception of	a slave byte									

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 4	P: Stop bit
	 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last Hardware is set or clear when Start, Repeated Start or Stop is detected.
bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last Hardware is set or clear when Start, Repeated Start or Stop is detected.
bit 2	R/W : Read/Write Information bit (when operating as I ² C slave)
	1 = Read: Indicates the data transfer is output from the slave 0 = Write: Indicates the data transfer is input to the slave Hardware is set or clear after the reception of an I^2C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	 1 = Receive is complete, I2CxRCV is full 0 = Receive is not complete, I2CxRCV is empty Hardware is set when I2CxRCV is written with the received byte; hardware is clear when the software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	 1 = Transmit is in progress, I2CxTRN is full 0 = Transmit is complete, I2CxTRN is empty

REGISTER 17-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	AMSK<9:8>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			AMSK	<7:0>			
bit 7							bit 0

Hardware is set when software writes to I2CxTRN; hardware is clear at the completion of data transmission.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSK<9:0>: Mask for Address Bit x Select bits

1 = Enables masking for bit x of the incoming message address; bit match is not required in this position

0 = Disables masking for bit x; bit match is required in this position

NOTES:

18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "UART" (DS39708) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24F device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins, and includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:

- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- · One or Two Stop bits
- Hardware Flow Control Option with the UxCTS and UxRTS Pins

- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 15 bps to 1 Mbps at 16 MIPS
- 4-Deep, First-In-First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- Loopback mode for Diagnostic Support
- · Support for Sync and Break Characters
- · Supports Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UART is shown in Figure 18-1. The UART module consists of these key important hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 18-1: UARTx SIMPLIFIED BLOCK DIAGRAM

© 2010-2014 Microchip Technology Inc.

18.1 UART Baud Rate Generator (BRG)

The UART module includes a dedicated, 16-bit Baud Rate Generator. The UxBRG register controls the period of a free-running, 16-bit timer. Equation 18-1 shows the formula for computation of the baud rate with BRGH = 0.

EQUATION 18-1: UARTX BAUD RATE WITH BRGH = $0^{(1,2)}$

Baud Rate =
$$\frac{FCY}{16 \cdot (UxBRG + 1)}$$

UxBRG = $\frac{FCY}{16 \cdot Baud Rate} - 1$

- **Note 1:** FCY denotes the instruction cycle clock frequency (FOSC/2).
 - **2:** Based on FCY = FOSC/2; Doze mode and PLL are disabled.

Example 18-1 shows the calculation of the baud rate error for the following conditions:

- Fcy = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is FCY/16 (for UxBRG = 0) and the minimum baud rate possible is FCY/(16 * 65536).

Equation 18-2 shows the formula for computation of the baud rate with BRGH = 1.

EQUATION 18-2: UARTX BAUD RATE WITH BRGH = $1^{(1,2)}$

Baud Rate =
$$\frac{FCY}{4 \cdot (UxBRG + 1)}$$

UxBRG = $\frac{FCY}{4 \cdot Baud Rate} - 1$

- **Note 1:** FCY denotes the instruction cycle clock frequency.
 - **2:** Based on FCY = FOSC/2; Doze mode and PLL are disabled.

The maximum baud rate (BRGH = 1) possible is FCY/4 (for UxBRG = 0) and the minimum baud rate possible is FCY/(4 * 65536).

Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

EXAMPLE 18-1: BAUD RATE ERROR CALCULATION (BRGH = 0)⁽¹⁾

Desired Baud Rate = FCY/(16 (BRGx + 1))Solving for BRGx Value: BRGx = ((FCY/Desired Baud Rate)/16) - 1 BRGx = ((400000/9600)/16) - 1BRGx = 25 Calculated Baud Rate = 4000000/(16 (25 + 1)) = 9615 Error = (Calculated Baud Rate – Desired Baud Rate) Desired Baud Rate = (9615 - 9600)/9600= 0.16%Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

18.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UART:
 - a) Write appropriate values for data, parity and Stop bits.
 - b) Write appropriate baud rate value to the UxBRG register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write a data byte to the lower byte of the UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
- Alternatively, the data byte may be transferred while UTXEN = 0 and then the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

18.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UART (as described in Section 18.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

18.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header, made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK to set up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG; this loads the Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

18.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UART (as described in Section 18.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

18.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear-to-Send (UxCTS) and Request-to-Send (UxRTS) are the two hardware controlled pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control mode. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

18.7 Infrared Support

The UART module provides two types of infrared UART support: one is the IrDA clock output to support an external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder. Note that because the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

18.7.1 IrDA CLOCK OUTPUT FOR EXTERNAL IrDA SUPPORT

To support external IrDA encoder and decoder devices, the BCLKx pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. With UEN<1:0> = 11, the BCLKx pin will output the 16x baud clock if the UART module is enabled. It can be used to support the IrDA codec chip.

18.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

REGISTER 18-1:	UxMODE: UARTx MODE REGISTER
----------------	-----------------------------

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
UARTEN ⁽¹⁾	—	USIDL	IREN ⁽²⁾	RTSMD	_	UEN1	UEN0		
bit 15	·					·	bit 8		
R/W-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL		
bit 7	·			·			bit 0		
Legend:		HC = Hardward	e Clearable bi	t					
R = Readab	le bit	W = Writable b	it	U = Unimplem	nented bit, read	as '0'			
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 15	1 = UARTx is 0 = UARTx is	ARTx Enable bit ⁽ s enabled; all UA s disabled; all UAF	RTx pins are RTx pins are co						
bit 14	•	ted: Read as '0'							
bit 13		Tx Stop in Idle M							
		ues module ope s module operat			e mode				
bit 12		•							
	IREN: IrDA [®] Encoder and Decoder Enable bit ⁽²⁾ 1 = IrDA encoder and decoder are enabled								
		oder and decode							
bit 11	1 = UxRTS p	le Selection for Ū in is in Simplex i in is in Flow Cor	mode						
bit 10	Unimplemen	ted: Read as '0'							
bit 9-8	UEN<1:0>: U	ARTx Enable bit	S						
	10 = UxTX, U 01 = UxTX, U	JxRX and BCLK JxRX, UxCTS an JxRX and UxRT nd UxRX pins are	d UxRTS pins	are enabled and used;	nd used UxCTS pin is o	controlled by po	rt latches		
bit 7	WAKE: Wake	-up on Start Bit	Detect During	Sleep Mode Er	nable bit				
	in hardwa	vill continue to sa are on the follow -up is enabled			is generated on	the falling edge	e, bit is cleared		
bit 6		RTx Loopback	Mode Select b	it					
	1 = Enables	Loopback mode k mode is disable							
bit 5	ABAUD: Auto	p-Baud Enable b	it						
	cleared in	baud rate meas n hardware upor e measurement i	completion		er – requires re	ception of a Sy	nc field (55h);		
		the peripheral in eripheral Pin Se			-	vailable RPn/R	PIn pin. See		
		nlv available for t							

2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 18-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

- bit 4 **RXINV:** Receive Polarity Inversion bit
 - 1 = UxRX Idle state is '0'
 - 0 = UxRX Idle state is '1'
- bit 3 BRGH: High Baud Rate Enable bit
 - 1 = High-Speed mode (4 BRG clock cycles per bit)
 - 0 = Standard Speed mode (16 BRG clock cycles per bit)
- bit 2-1 **PDSEL<1:0>:** Parity and Data Selection bits
 - 11 = 9-bit data, no parity
 - 10 = 8-bit data, odd parity
 - 01 = 8-bit data, even parity
 - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Bit Selection bit
 - 1 = Two Stop bits
 - 0 = One Stop bit
- Note 1: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
 - **2:** This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0, HSC	R-1, HSC
UTXISEL1	UTXINV ⁽¹⁾	UTXISEL0	—	UTXBRK	UTXEN ⁽²⁾	UTXBF	TRMT ⁽³⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-1, HSC	R-0, HSC	R-0, HSC	R/C-0, HS	R-0, HSC
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0

Legend:	C = Clearable bit	HSC = Hardware Settable/C	clearable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
HS = Hardware Settable bit	HC = Hardware Clearable bi	t	

bit 15,13 UTXISEL<1:0>: UARTx Transmission Interrupt Mode Selection bits

- 11 = Reserved; do not use
- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR), and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)

bit 14 UTXINV: IrDA[®] Encoder Transmit Polarity Inversion bit⁽¹⁾

IREN = 0: 1 = UxTX is Idle '0' 0 = UxTX is Idle '1' **IREN =** 1: 1 = UxTX is Idle '1' 0 = UxTX is Idle '0' bit 12 Unimplemented: Read as '0' bit 11 UTXBRK: UARTx Transmit Break bit 1 = Sends Sync Break on next transmission - Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion 0 = Sync Break transmission is disabled or completed UTXEN: UARTx Transmit Enable bit⁽²⁾ bit 10 1 = Transmit is enabled, UxTX pin is controlled by UARTx 0 = Transmit is disabled, any pending transmission is aborted and the buffer is reset; UxTX pin is controlled by the port. bit 9 UTXBF: UARTx Transmit Buffer Full Status bit (read-only) 1 = Transmit buffer is full 0 = Transmit buffer is not full, at least one more character can be written TRMT: Transmit Shift Register Empty bit (read-only)⁽³⁾ bit 8 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit Shift Register is not empty, a transmission is in progress or queued Note 1: The value of the bit only affects the transmit properties of the module when the IrDA[®] encoder is enabled

- (IREN = 1).
 If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
 - 3: The TRMT bit will be active only after two instruction cycles once the UTXREG is loaded.

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 7-6		URXISEL<1:0>: UARTx Receive Interrupt Mode Selection bits
		 11 = Interrupt is set on an RSR transfer, making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on an RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer; receive buffer has one or more characters
bit 5		ADDEN: Address Character Detect bit (bit 8 of received data = 1)
		 1 = Address Detect mode is enabled (if 9-bit mode is not selected, this does not take effect) 0 = Address Detect mode is disabled
bit 4		RIDLE: Receiver Idle bit (read-only)
		1 = Receiver is Idle0 = Receiver is active
bit 3		PERR: Parity Error Status bit (read-only)
		 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2		FERR: Framing Error Status bit (read-only)
		 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) 0 = Framing error has not been detected
bit 1		OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
		1 = Receive buffer has overflowed
		 0 = Receive buffer has not overflowed (clearing a previously set OERR bit (1 → 0 transition); will reset the receiver buffer and the RSR to the empty state
bit 0		URXDA: UARTx Receive Buffer Data Available bit (read-only)
		 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty
Note	1:	The value of the bit only affects the transmit properties of the module when the IrDA [®] encoder is enabled (IREN = 1).
	2:	If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

3: The TRMT bit will be active only after two instruction cycles once the UTXREG is loaded.

NOTES:

19.0 DATA SIGNAL MODULATOR

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "Data Signal Modulator (DSM)" (DS39744) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The Data Signal Modulator (DSM) allows the user to mix a digital data stream (the "modulator signal") with a carrier signal to produce a modulated output. Both the carrier and the modulator signals are supplied to the DSM module, either internally from the output of a peripheral, or externally through an input pin. The modulated output signal is generated by performing a logical AND operation of both the carrier and modulator signals and then it is provided to the MDOUT pin. Using this method, the DSM can generate the following types of key modulation schemes:

- Frequency Shift Keying (FSK)
- Phase Shift Keying (PSK)
- On-Off Keying (OOK)

Figure 19-1 shows a simplified block diagram of the Data Signal Modulator peripheral.



FIGURE 19-1: SIMPLIFIED BLOCK DIAGRAM OF THE DATA SIGNAL MODULATOR

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
MDEN		MSIDL				—	_			
bit 15							bit			
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0			
_	MDOE	MDSLR	MDOPOL	_	_	_	MDBIT ⁽¹⁾			
bit 7							bit			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown			
bit 14 bit 13	MSIDL: Modu 1 = Discontir		lle Mode bit peration when c		le mode					
	 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 									
bit 12-7		ted: Read as '								
bit 6	1 = Modulato	ulator Module F or pin output is or pin output is		ble bit						
bit 5	 Modulator pin output is disabled MDSLR: MDOUT Pin Slew Rate Limiting bit 1 = MDOUT pin slew rate limiting is enabled 0 = MDOUT pin slew rate limiting is disabled 									
bit 4	MDOPOL: M	odulator Outpu or output signal	t Polarity Selec							
bit 3-1		ted: Read as '								
bit 0	MDBIT: Manual Modulation Input bit ⁽¹⁾									
	1 = Carrier is modulated									
	\perp = Carrier is	mouulateu								

REGISTER 19-1: MDCON: MODULATOR CONTROL REGISTER

REGISTER 19-2: MDSRC: MODULATOR SOURCE CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	—	—	—	—	—	—
bit 15							bit 8
R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
SODIS ⁽¹⁾	—	—	—	MS3 ⁽²⁾	MS2 ⁽²⁾	MS1 ⁽²⁾	MS0 ⁽²⁾
bit 7							bit C
Legend:							
R = Readable bit		W = Writable bit U = Unimplemented bit, rea				l as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-8	Unimplemen	ted: Read as 'r)'				
	Unimplemented: Read as '0'						
bit 7	SODIS: Modulation Source Output Disable bit ⁽¹⁾						
	1 = Output signal driving the peripheral output pin (selected by MDMS<3:0>) is disabled						
	0 = Output signal driving the peripheral output pin (selected by MDMS<3:0>) is enabled						
bit 6-4	Unimplemented: Read as '0'						
bit 3-0	MS<3:0> Modulation Source Selection bits ⁽²⁾						
	1111 = Unimplemented						
	1110 = Output Compare/PWM Module 7 output						
	1101 = Output Compare/PWM Module 6 output						
	1100 = Output Compare/PWM Module 5 output						
	1011 = Output Compare/PWM Module 4 output 1010 = Output Compare/PWM Module 3 output						
	1001 = Output Compare/PWM Module 3 output						
	1000 = Output Compare/PWM Module 1 output						
	0111 = UART4 TX output						
	0110 = UART3 TX output						
	0101 = UART2 TX output						
	0100 = UART1 TX output						
	0011 = SPI2 module output (SDO2)						
	0010 = SPI1 module output (SDO1)						
	0001 = Input on MDMIN pin 0000 = Manual modulation using MDBIT (MDCON<0>)						
	0000 = Manu	al modulation u	ising MDBIT (N	NDCON<0>)			
Note 1:	This bit is only aff	ected by a POF	ર.				

- **Note 1:** This bit is only affected by a POR.
 - **2:** These bits are not affected by a POR.

REGISTER 19-3:

R/W-x R/W-x R/W-x R/W-x U-0 R/W-x R/W-x R/W-x CH3(1) CH2⁽¹⁾ CH1(1) CH0⁽¹⁾ CHODIS CHPOL CHSYNC bit 15 bit 8 R/W-0 R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x U-0 CI 3⁽¹⁾ CI 2⁽¹⁾ CL1⁽¹⁾ CL0⁽¹⁾ CLODIS CLPOL CLSYNC bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 CHODIS: Modulator High Carrier Output Disable bit 1 = Output signal driving the peripheral output pin (selected by CH<3:0>) is disabled 0 = Output signal driving the peripheral output pin is enabled bit 14 CHPOL: Modulator High Carrier Polarity Select bit 1 = Selected high carrier signal is inverted 0 = Selected high carrier signal is not inverted bit 13 CHSYNC: Modulator High Carrier Synchronization Enable bit 1 = Modulator waits for a falling edge on the high carrier before allowing a switch to the low carrier 0 = Modulator output is not synchronized to the high time carrier signal⁽¹⁾bit 12 Unimplemented: Read as '0' bit 11-8 CH<3:0> Modulator Data High Carrier Selection bits⁽¹⁾ 1111 = Reserved . . . 1011 1010 = Output Compare/PWM Module 7 output 1001 = Output Compare/PWM Module 6 output 1000 = Output Compare/PWM Module 5 output 0111 = Output Compare/PWM Module 4 output 0110 = Output Compare/PWM Module 3 output 0101 = Output Compare/PWM Module 2 output 0100 = Output Compare/PWM Module 1 output 0011 = Reference clock (REFO) output 0010 = Input on MDCIN2 pin 0001 = Input on MDCIN1 pin 0000 = Vss bit 7 CLODIS: Modulator Low Carrier Output Disable bit 1 = Output signal driving the peripheral output pin (selected by CL<3:0>) is disabled 0 = Output signal driving the peripheral output pin is enabled bit 6 CLPOL: Modulator Low Carrier Polarity Select bit 1 = Selected low carrier signal is inverted 0 = Selected low carrier signal is not inverted bit 5 **CLSYNC:** Modulator Low Carrier Synchronization Enable bit 1 = Modulator waits for a falling edge on the low carrier before allowing a switch to the high carrier 0 = Modulator output is not synchronized to the low time carrier signal⁽¹⁾bit 4 Unimplemented: Read as '0' CL<3:0> Modulator Data Low Carrier Selection bits⁽¹⁾ bit 3-0 Bit settings are identical to those for CH<3:0>.

MDCAR: MODULATOR CARRIER CONTROL REGISTER

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.
20.0 ENHANCED PARALLEL MASTER PORT (EPMP)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "Enhanced Parallel Master Port (EPMP)" (DS39730) in the "dsPIC33/PIC24 Family Reference Manual'. The information in this data sheet supersedes the information in the FRM.

The Enhanced Parallel Master Port (EPMP) module provides a parallel, 4-bit (Master mode only), 8-bit (Master and Slave modes) or 16-bit (Master mode only) data bus interface to communicate with off-chip modules, such as memories, FIFOs, LCD controllers and other microcontrollers. This module can serve as either the master or the slave on the communication bus.

For EPMP Master modes, all external addresses are mapped into the internal Extended Data Space (EDS). This is done by allocating a region of the EDS for each Chip Select, and then assigning each Chip Select to a particular external resource, such as a memory or external controller. This region should not be assigned to another device resource, such as RAM or SFRs. To perform a write or read on an external resource, the CPU simply performs a write or read within the address range assigned for the EPMP.

Key features of the EPMP module are:

- Extended Data Space (EDS) Interface allows Direct Access from the CPU
- Up to 23 Programmable Address Lines
- Up to 2 Chip Select Lines
- Up to 2 Acknowledgment Lines (one per Chip Select)
- 4-Bit, 8-Bit or 16-Bit-Wide Data Bus
- Programmable Strobe Options (per Chip Select):
- Individual Read and Write Strobes or;
- Read/Write Strobe with Enable Strobe

- Programmable Address/Data Multiplexing
- Programmable Address Wait States
- Programmable Data Wait States (per Chip Select)
- Programmable Polarity on Control Signals (per Chip Select)
- · Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support:
 - Address Support
 - 4-Byte Deep Auto-Incrementing Buffer

20.1 Specific Package Variations

While all PIC24FJ128GA310 family devices implement the EPMP, I/O pin constraints place some limits on 16-Bit Master mode operations in some package types. This is reflected in the number of dedicated Chip Select pins implemented and the number of dedicated address lines that are available. The differences are summarized in Table 20-1. All available EPMP pin functions are summarized in Table 20-2.

For 64-pin devices, the dedicated Chip Select pins (PMCS1 and PMCS2) are not implemented. In addition, only 16 address lines (PMA<15:0>) are available. If required, PMA14 and PMA15 can be remapped to function as PMCS1 and PMCS2, respectively.

For 80-pin devices, the dedicated PMCS2 pin is not implemented. It also only implements 16 address lines (PMA<15:0>). If required, PMA15 can be remapped to function as PMCS2.

The memory space addressable by the device depends on the number of address lines available, as well as the number of Chip Select signals required for the application. Devices with lower pin counts are more affected by Chip Select requirements, as these take away address lines. Table 20-1 shows the maximum addressable range for each pin count.

Device	Dedicated Chip Select		Address	Address Range (bytes)		
Device	CS1	CS2	Lines	No CS 1 CS		2 CS
PIC24FJXXXGA306 (64-pin)	—	_	16	64K	32K	16K
PIC24FJXXXGA308 (80-pin)	Х	—	16	64K 32K		32K
PIC24FJXXXGA310 (100-pin)	Х	Х	23	16M		

TABLE 20-1: EPMP FEATURE DIFFERENCES BY DEVICE PIN COUNT

TABLE 20-2: ENHANCED PARALLEL MASTER PORT PIN DESCRIPTIONS

Pin Name (Alternate Function)	Туре	Description
PMA<22:16>	0	Address Bus bits<22:16>
PMA<15>	0	Address Bus bit 15
PINIAS 132	I/O	Data Bus bit 15 (16-bit port with multiplexed addressing)
(PMCS2)	0	Chip Select 2 (alternate location)
	0	Address Bus bit 14
PMA<14>	I/O	Data Bus bit 14 (16-bit port with multiplexed addressing)
(PMCS1)	0	Chip Select 1 (alternate location)
	0	Address Bus bits<13:8>
PMA<13:8>	I/O	Data Bus bits<13:8> (16-bit port with multiplexed addressing)
PMA<7:3>	0	Address Bus bits<7:3>
PMA<2>	0	Address Bus bit 2
(PMALU)	0	Address Latch Upper Strobe for Multiplexed Address
PMA<1>	I/O	Address Bus bit 1
(PMALH)	0	Address Latch High Strobe for Multiplexed Address
PMA<0>	I/O	Address Bus bit 0
(PMALL)	0	Address Latch Low Strobe for Multiplexed Address
PMD<15:8>	I/O	Data Bus bits<15:8> (demultiplexed addressing)
	I/O	Data Bus bits<7:4>
PMD<7:4>	0	Address Bus bits<7:4> (4-bit port with 1-phase multiplexed addressing)
PMD<3:0>	I/O	Data Bus bits<3:0>
PMCS1 ⁽¹⁾	I/O	Chip Select 1
PMCS2 ⁽²⁾	0	Chip Select 2
PMWR	I/O	Write Strobe ⁽³⁾
(PMENB)	I/O	Enable Signal ⁽³⁾
PMRD	I/O	Read Strobe ⁽³⁾
(PMRD/PMWR)	I/O	Read/Write Signal ⁽³⁾
PMBE1	0	Byte Indicator
PMBE0	0	Nibble or Byte Indicator
PMACK1	Ι	Acknowledgment Signal 1
PMACK2	I	Acknowledgment Signal 2

Note 1: These pins are implemented in 80-pin and 100-pin devices only.

2: These pins are implemented in 100-pin devices only.

3: Signal function depends on the setting of the MODE<1:0> and SM bits (PMCON1<9:8> and PMCSxCF<8>).

REGISTER	20-1: PMC	ON1: EPMP	CONTROL RE	EGISTER 1						
R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0			
PMPEN		PSIDL	ADRMUX1	ADRMUX0		MODE1	MODE0			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
CSF1	CSF0	ALP	ALMODE	—	BUSKEEP	IRQM1	IRQM0			
bit 7				·		•	bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	own			
bit 15	PMPEN: Par	allel Master Po	ort Enable bit							
	1 = EPMP is 0 = EPMP is									
bit 14	Unimplemer	ted: Read as	ʻ0'							
bit 13	-		t Stop in Idle Mo	ode bit						
			peration when o ation in Idle mo		lle mode					
bit 12-11	ADRMUX<1:		ata Multiplexing	Selection bits						
	ADRMUX<1:0>: Address/Data Multiplexing Selection bits 11 = Lower address bits are multiplexed with data bits using 3 address phases									
			e multiplexed wi							
			e multiplexed wi ear on separate		ng 1 address p	hase				
bit 10		nted: Read as	-	pins						
bit 9-8	-		0 Mode Select bits							
bit 3-0	11 = Master			2						
			ised are PMRD	, PMWR, PMC	S, PMD<7:0> a	and PMA<1:0>				
	01 = Buffere	d PSP; pins us	ed are PMRD, I	PMWR, PMCS	and PMD<7:0>	>				
1.1.7.0			Port; PMRD, P	MWR, PMCS a	ind PMD<7:0>	pins are used				
bit 7-6	11 = Reserve	Chip Select Fur	iction dits							
			Chip Select 2, F	MΔ<14> is use	ed for Chin Sel	ect 1				
			Chip Select 2, F							
			ip Select 2, PM							
bit 5	ALP: Addres	s Latch Polarit	y bit							
			MALH and PMA IALH and PMA							
bit 4	ALMODE: A	ddress Latch S	trobe Mode bit							
			s strobes (each			nt if the current	access would			
			ss in the latch t	han the previou	us address)					
L H 0		s "smart" addre								
bit 3	-	nted: Read as	0							
bit 2		Bus Keeper bit	volue when not	activaly baing	drivon					
			value when not pedance state			ı				
bit 1-0		Interrupt Requ	•		, ,					
	11 = Interrup or on a	ot is generated v read or write o	when Read Buff peration when F							
			at the end of a lited	read/write cycle	9					

REGISTER 20-1: PMCON1: EPMP CONTROL REGISTER 1

R-0, HSC	U-0	R/C-0, HS	R/C-0, HS	U-0	U-0	U-0	U-0
BUSY		ERROR	TIMEOUT		_	_	_
bit 15							bit 8
R/W-0							
RADDR23 ⁽¹⁾	RADDR22 ⁽¹⁾	RADDR21 ⁽¹⁾	RADDR20 ⁽¹⁾	RADDR19 ⁽¹⁾	RADDR18 ⁽¹⁾	RADDR17 ⁽¹⁾	RADDR16 ⁽¹⁾
bit 7							bit 0
Legend:		HS = Hardwar	e Settable bit	HSC = Hardw	are Settable/Cl	earable bit	
R = Readable	bit	W = Writable I	oit	U = Unimplem	ented, read as '	0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
C = Clearable	bit						
bit 15	BUSY: Busy b	oit (Master mod	e only)				
	1 = Port is bu						
	0 = Port is no	t busy					
bit 14	Unimplement	ted: Read as '0)'				
bit 13	ERROR: Erro	r bit					
		on error (illegal		as requested)			
		on completed s	successfully				
bit 12	TIMEOUT: Tir						
	1 = Transacti						
h:+ 44 0		on completed s	-				
bit 11-8	•	ted: Read as '0					
bit 7-0	RADDR<23:1	6>: Parallel Ma	aster Port Rese	erved Address S	Space bits		
Note 1: If R	ADDR<23:16>	► = 00000000,	then the last E	DS address for	Chip Select 2	will be FFFFF	-h.

REGISTER 20-2: PMCON2: EPMP CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
PTWREN	PTRDEN	PTBE1EN	PTBE0EN		AWAITM1	AWAITM0	AWAITE				
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	PTEN22 ⁽¹⁾	PTEN21 ⁽¹⁾	PTEN20 ⁽¹⁾	PTEN19 ⁽¹⁾	PTEN18 ⁽¹⁾	PTEN17 ⁽¹⁾	PTEN16 ⁽¹⁾				
bit 7							bit C				
Legend:											
R = Readab	le bit	W = Writable	oit	U = Unimplem	nented bit, read	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown				
bit 15	PTWREN: Pa	rallel Master P	ort Write/Enabl	le Strobe Port E	Enable bit						
		MENB port is e									
		MENB port is c									
bit 14		PTRDEN: Parallel Master Port Read/Write Strobe Port Enable bit									
	 1 = PMRD/PMWR port is enabled 0 = PMRD/PMWR port is disabled 										
bit 13	PTBE1EN: Parallel Master Port High Nibble/Byte Enable Port Enable bit										
	1 = PMBE1 port is enabled										
	0 = PMBE1 port is disabled										
bit 12	PTBE0EN: Pa	PTBE0EN: Parallel Master Port Low Nibble/Byte Enable Port Enable bit									
		1 = PMBE0 port is enabled									
	•	ort is disabled									
bit 11	-	ted: Read as '		o							
bit 10-9		>: Address Lat	ch Strobe Wait	States bits							
		$11 = \text{Wait of } 3\frac{1}{2} \text{TCY}$									
		10 = Wait of 2½ Tcy 01 = Wait of 1½ Tcy									
	00 = Wait of 1	∕₂ TCY									
bit bit 8	AWAITE: Address Hold After Address Latch Strobe Wait States bits										
	1 = Wait of 1	¼ TCY									
	$0 = Wait of \frac{1}{4}$	TCY									
bit 7	•	ted: Read as 'o									
bit 6-0	PTEN<22:16	-: EPMP Addre	ss Port Enable	e bits ⁽¹⁾							
		16> function as		ss lines							
	0 = PMA<22:	16> function as	s port I/Os								

REGISTER 20-3: PMCON3: EPMP CONTROL REGISTER 3

Note 1: These bits are not available in 80 and 64-pin devices (PIC24FJXXXGA306, PIC24FJXXXGA308).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN15	PTEN14	PTEN13	PTEN12	PTEN11	PTEN10	PTEN9	PTEN8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN7	PTEN6	PTEN5	PTEN4	PTEN3	PTEN2	PTEN1	PTEN0
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplen	nented bit, read	1 as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15	PTEN15: PM	A15 Port Enab	le bit				
		unctions as eith unctions as poi		ne 15 or Chip S	elect 2		
bit 14	PTEN14: PM	A14 Port Enab	le bit				
		unctions as eith unctions as por		ne 14 or Chip S	elect 1		
bit 13-3	PTEN<13:3>:	EPMP Addres	ss Port Enable	bits			
		3> function as		s lines			
		:3> function as					
bit 2-0		PMALU/PMAL					
		> function as e > function as p		ines or address	s latch strobes		

REGISTER 20-4: PMCON4: EPMP CONTROL REGISTER 4

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
CSDIS	CSP	CSPTEN	BEP		WRSP	RDSP	SM			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
ACKP	PTSZ1	PTSZ0			—		_			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	hit		nented bit, read	1 26 '0'				
-n = Value at		'1' = Bit is set		·0' = Bit is clea		x = Bit is unkn	0.14/D			
	FUR	I - DILIS SEL					OWIT			
bit 15	CSDIS: Chip	Select x Disab	le bit							
	•	the Chip Selec		v						
		the Chip Selec								
bit 14	CSP: Chip Se	elect x Polarity	bit							
	1 = Active-hig									
	0 = Active-lo	,								
bit 13		ICSx Port Enal	ble bit							
		oort is enabled								
bit 12	•	elect x Nibble/E	vte Enable Po	larity bit						
	1 = Nibble/by	rte enable is ac rte enable is ac	tive-high (PME	3E0, PMBE1)						
bit 11		ted: Read as '		-, ,						
bit 10	-	Select x Write		bit						
		des and Maste	•							
		be is active-hi								
	0 = Write strobe is active-low (PMWR) For Master mode when SM = 1:									
	<u>For Master mode when SM = 1:</u> 1 = Enable strobe is active-high (PMENB)									
		trobe is active-								
bit 9	RDSP: Chip Select x Read Strobe Polarity bit									
	For Slave modes and Master mode when SM = 0:									
		bbe is active-hi bbe is active-lo								
		ode when SM	. ,							
		te strobe is act		D/PMWR)						
	0 = Read/Wri	ite strobe is ac	tive-low (PMRI	D/PMWR)						
bit 8	-	ect x Strobe Mo								
		te and enable s d write strobes	•)/PMWR and PI MWR)	MENB)					
bit 7	ACKP: Chip S	Select x Ackno	wledge Polarity	y bit						
	$1 = \Delta C K$ is a	ctive-high (PM	ACK1)							

REGISTER 20-5: PMCSxCF: CHIP SELECT x CONFIGURATION REGISTER

REGISTER 20-5: PMCSxCF: CHIP SELECT x CONFIGURATION REGISTER (CONTINUED)

bit 6-5	<pre>PTSZ<1:0>: Chip Select x Port Size bits</pre>
	11 = Reserved
	10 = 16-bit port size (PMD<15:0>)
	01 = 4-bit port size (PMD<3:0>)
	00 = 8-bit port size (PMD<7:0>)
bit 4-0	Unimplemented: Read as '0'

REGISTER 20-6: PMCSxBS: CHIP SELECT x BASE ADDRESS REGISTER⁽²⁾

R/W ⁽¹⁾									
BASE<23:16>									
bit 15							bit 8		
R/W ⁽¹⁾	U-0								
BASE15	—	—	—	—	—	—	—		
bit 7		•			•	•	bit 0		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 BASE<23:15>: Chip Select x Base Address bits⁽¹⁾

bit 6-0 Unimplemented: Read as '0'

Note 1: The value at POR is 0080h for PMCS1BS and 0880h for PMCS2BS.

2: If the whole PMCS2BS register is written together as 0x0000, then the last EDS address for Chip Select 1 will be FFFFFFh. In this case, Chip Select 2 should not be used. PMCS1BS has no such feature.

REGISTER 2			SELECT x M	ODE REGIS	EK				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0		
ACKM1	ACKM0	AMWAIT2	AMWAIT1	AMWAIT0	<u> </u>				
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
DWAITB1	DWAITB0	DWAITM3	DWAITM2	DWAITM1	DWAITM0	DWAITE1	DWAITE0		
bit 7	BWATBO	BWAIN	BWARNE	Bunarian	DWATING	Briniter	bit 0		
Legend:									
R = Readable	bit	W = Writable I	nit	II = I Inimpler	nented bit, read	1 as 'N'			
		'1' = Bit is set		'0' = Bit is cle					
-n = Value at I	JOR	I = BILIS SEL		0 = Bit is cle	areo	x = Bit is unkr	IOWN		
bit 15-14	ACKM<1:0>:	Chip Select x A	Acknowledge N	/lode bits					
	01 = PMACK	x is used to det x is used to det TM<3:0> = 00	ermine when a	a read/write op	eration is comp	lete with time-o			
bit 13-11		>: Chip Select		ster Wait State	s bits				
		10 alternate m	aster cycles						
		4 alternate ma 3 alternate ma							
bit 10-8	Unimplement	ted: Read as 'd)'						
bit 7-6	DWAITB<1:0>: Chip Select x Data Setup Before Read/Write Strobe Wait States bits								
	11 = Wait of 3 10 = Wait of 2 01 = Wait of 1 00 = Wait of 1	2¼ TCY 1¼ TCY							
bit 5-2	DWAITM<3:0 For Write Ope	>: Chip Select	x Data Read/V	Vrite Strobe Wa	ait States bits				
	1111 = Wait o								
	0001 = Wait o 0000 = Wait o								
	For Read Ope								
	0001 = Wait o 0000 = Wait o								
bit 1-0	DWAITE<1:0: For Write Ope 11 = Wait of 2 10 = Wait of 2 01 = Wait of 2 00 = Wait of 2 For Read Ope 11 = Wait of 2 10 = Wait of 2 01 = Wait of 2 01 = Wait of 2	8¼ TCY 2¼ TCY 1¼ TCY 4 TCY 9 TCY 8 TCY 2 TCY 1 TCY	< Data Hold Af	ter Read/Write	Strobe Wait St	ates bits			

REGISTER 20-7: PMCSxMD: CHIP SELECT x MODE REGISTER

REGISTER 20-8: PMSTAT: EPMP STATUS REGISTER (SLAVE MODE ONLY)

R-0, HSC	R/W-0, HS	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IBF	IBOV		_	IB3F ⁽¹⁾	IB2F ⁽¹⁾	IB1F ⁽¹⁾	IB0F ⁽¹⁾
bit 15						•	bit 8
R-1, HSC	R/W-0, HS	U-0	U-0	R-1, HSC	R-1, HSC	R-1, HSC	R-1, HSC
OBE	OBUF	—	—	OB3E	OB2E	OB1E	OB0E
bit 7							bit
Legend:	egend: HS = Hardware Settable bit			HSC = Hardw	are Settable/C	learable bit	
R = Readable	e bit	W = Writable b	oit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 14 bit 13-12	1 = A write a 0 = No overfl		nput register o	ccurred (must b	e cleared in sc	ftware)	
bit 11-8	1 = Input buf	put Buffer x Sta fer contains unr fer does not cor	ead data (read	ling the buffer w	ill clear this bit)	
bit 7	1 = All reada	Buffer Empty S ble Output Buffe all of the reada	er registers are	e empty fer registers are	full		
bit 6	1 = A read of	it Buffer Underfl ccurred from an flow occurred		register (must b	be cleared in so	oftware)	
bit 5-4	Unimplemen	ted: Read as '0	,				
bit 3-0	OB3E:OB0E : 1 = Output b	Output Buffer					

Note 1: Even though an individual bit represents the byte in the buffer, the bits corresponding to the word (Byte 0 and 1, or Byte 2 and 3) get cleared, even on byte reading.

x = Bit is unknown

REGISTER 20-9: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 PMPTTL								
U-0 U-0 U-0 U-0 U-0 R/W-0 — — — — — PMPTTL bit 7	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
U-0 U-0 U-0 U-0 U-0 R/W-0 — — — — — PMPTTL bit 7		—	—		—	—	—	—
PMPTTL bit 7 PMPTTL bit	bit 15							bit 8
PMPTTL bit 7 PMPTTL bit								
bit 7 bit	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
Legend:		—	—		—	—	_	PMPTTL
-	bit 7							bit 0
-								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'	Legend:							
	R = Readable	bit	W = Writable I	oit	U = Unimplem	nented bit, read	l as '0'	

-n = Value at POR '1' = Bit is set '0' = Bit is cleared

bit 15-1 Unimplemented: Read as '0'

bit 0

- PMPTTL: EPMP Module TTL Input Buffer Select bit
 - 1 = EPMP module inputs (PMDx, PMCS1) use TTL input buffers

0 = EPMP module inputs use Schmitt Trigger input buffers

NOTES:

21.0 LIQUID CRYSTAL DISPLAY (LCD) CONTROLLER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "Liq-uid Crystal Display (LCD)" (DS30009740) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The Liquid Crystal Display (LCD) Controller generates the data and timing control required to directly drive a static or multiplexed LCD panel. In 100-pin devices (PIC24FJXXXGA310), the module can drive panels of up to eight commons and up to 60 segments when 5 to 8 commons are used, or up to 64 segments when 1 to 4 commons are used. The module has these features:

- Direct driving of LCD panel
- · Three LCD clock sources with selectable prescaler
- · Up to eight commons:
 - Static (One common)
 - 1/2 multiplex (two commons)
 - 1/3 multiplex (three commons)
 - 1/8 multiplex (eight commons)
- Ability to drive from 30 (in 64-pin devices) to 64 (100-pin) segments, depending on the Multiplexing mode selected
- Static, 1/2 or 1/3 LCD bias
- On-chip bias generator with dedicated charge pump to support a range of fixed and variable bias options
- · Internal resistors for bias voltage generation
- Software contrast control for LCD using internal biasing

A simplified block diagram of the module is shown in Figure 21-1.





21.1 Registers

The LCD controller has up to 40 registers:

- LCD Control Register (LCDCON)
- LCD Charge Pump Control Register (LCDREG)
- LCD Phase Register (LCDPS)
- LCD Voltage Ladder Control Register (LCDREF)
- Four LCD Segment Enable Registers (LCDSE3:LCDSE0)
- Up to 32 LCD Data Registers (LCDDATA31:LCDDATA0)

REGISTER 21-1: LCDCON: LCD CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
LCDEN	—	LCDSIDL	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	SLPEN	WERR	CS1	CS0	LMUX2	LMUX1	LMUX0
bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	LCDEN: LCD Driver Enable bit 1 = LCD driver module is enabled 0 = LCD driver module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	LCDSIDL: Stop LCD Drive in CPU Idle Mode Control bit
	 1 = LCD driver halts in CPU Idle mode 0 = LCD driver continues to operate in CPU Idle mode
bit 12-7	Unimplemented: Read as '0'
bit 6	SLPEN: LCD Driver Enable in Sleep mode bit
	 1 = LCD driver module is disabled in Sleep mode 0 = LCD driver module is enabled in Sleep mode
bit 5	WERR: LCD Write Failed Error bit
	 1 = LCDDATAx register is written while WA bit (LCDPS<4>) = 0 (must be cleared in software) 0 = No LCD write error
bit 4-3	CS<1:0>: Clock Source Select bits 00 = FRC 01 = LPRC 1x = SOSC

REGISTER 21-1: LCDCON: LCD CONTROL REGISTER (CONTINUED)

bit 2-0 LMUX<2:0>: LCD Commons Select bits

LMUX<2:0>	Multiplex	Bias
111	1/8 MUX (COM<7:0>)	1/3
110	1/7 MUX (COM<6:0>)	1/3
101	1/6 MUX (COM<5:0>)	1/3
100	1/5 MUX (COM<4:0>)	1/3
011	1/4 MUX (COM<3:0>)	1/3
010	1/3 MUX (COM<2:0>)	1/2 or 1/3
001	1/2 MUX (COM<1:0>)	1/2 or 1/3
000	Static (COM0)	Static

Note: For multiplex above 4 commons, COM4, COM5, COM6 and COM7 also have segment functionality. Therefore, if the COM is enabled in multiplexing, the segment will not be available on that pin.

REGISTER	CZI-Z: LUDI			P CONTROL	REGIOIEK		
RW-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
CPEN ⁽¹⁾	—	—		—	—	—	
bit 15							bita
U-0	U-0	RW-0	RW-0				
—		BIAS2	BIAS1	BIAS0	MODE13	CKSEL1	CKSEL0
bit 7					•		bit (
Legend:							
R = Readal	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set	:	'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 14-6 bit 5-3	Unimplemen BIAS<2:0>: F 111 = 3.60V 110 = 3.47V 101 = 3.34V 100 = 3.21V 011 = 3.08V 010 = 2.95V 001 = 2.82V 000 = 2.69V	nted: Read as a Regulator Volta peak (offset or peak (offset or	ge Output Con LCDBIAS0 of LCDBIAS0 of LCDBIAS0 of LCDBIAS0 of LCDBIAS0 of LCDBIAS0 of LCDBIAS0 of LCDBIAS0 of	0V) 0.13V) 0.26V) 0.39V) 0.52V) 0.65V) 0.78V)	עט ער)		
bit 2	1 = Regulato		able bit rts 1/3 LCD Bia rts Static LCD I				
bit 1-0	CLKSEL<1:0 11 = LPRC 3 10 = 8 MHz F 01 = SOSC	D>: Regulator C 1 kHz FRC	lock Select Co		t		
	When using the c and the respectiv				CAP1/VLCAP2 p	ins should be ı	made analog,

REGISTER 21-2: LCDREG: LCD CHARGE PUMP CONTROL REGISTER

REGISTER 21-3: LCDPS: LCD PHASE REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	_		_	_		_	—			
oit 15	·						bit			
R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
WFT	BIASMD	LCDA	WA	LP3	LP2	LP1	LP0			
bit 7		LOBIN		210			bit			
Legend:										
R = Readab	le bit	W = Writable b	oit	U = Unimplem	ented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown			
bit 15-8	Unimplemen	ted: Read as '0)'							
bit 7	-	rm Type Select								
	1 = Type-B w	vaveform (phase	e changes or	n each frame bou						
	• •		-	ithin each commo	on type)					
bit 6		BIASMD: Bias Mode Select bit								
	When LMUX<2:0> = 000 or 011 through 111: 0 = Static Bias mode (do not set this bit to '1')									
	When LMUX<2:0> = 001 or 010:									
	1 = 1/2 Bias r 0 = 1/3 Bias r									
bit 5	LCDA: LCD A	: LCD Active Status bit								
		er module is act er module is ina	-							
bit 4	WA: LCD Wri	te Allow Status	bit							
		to the LCDDAT/ to the LCDDAT/								
bit 3-0		D Prescaler Sel	-							
	1111 = 1:16									
	1110 = 1:15									
	1101 = 1:14 1100 = 1:13									
	1100 = 1.13 1011 = 1.12									
	1010 = 1:11									
	1001 = 1:10									
	1000 = 1:9									
	0111 = 1:8 0110 = 1:7									
	0101 = 1:6									
	0100 = 1 :5									
	0011 = 1:4									
	0010 = 1:3									
	0001 = 1:2									

© 2010-2014 Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SE(n+15)	SE(n+14)	SE(n+13)	SE(n+12)	SE(n+11)	SE(n+10)	SE(n+9)	SE(n+8)
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SE(n+7)	SE(n+6)	SE(n+5)	SE(n+4)	SE(n+3)	SE(n+2)	SE(n+1)	SE(n)
bit 7	•	•	•	•	·		bit 0

REGISTER 21-4: LCDSEx: LCD SEGMENT x ENABLE REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 SE(n + 15):SE(n): Segment Enable bits

For LCDSE0: n = 0For LCDSE1: n = 16For LCDSE2: n = 32For LCDSE3: $n = 48^{(1)}$

1 = Segment function of the pin is enabled, digital I/O is disabled

0 = Segment function of the pin is disabled, digital I/O is enabled

Note 1: For the SEG49 to work correctly, the JTAG needs to be disabled.

REGISTER 21-5: LCDDATAX: LCD DATA x REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
S(n+15)Cy	S(n+14)Cy	S(n+13)Cy	S(n+12)Cy	S(n+11)Cy	S(n+10)Cy	S(n+9)Cy	S(n+8)Cy
bit 15							bit 8

R/W-0	R/W-0						
S(n+7)Cy	S(n+6)Cy	S(n+5)Cy	S(n+4)Cy	S(n+3)Cy	S(n+2)Cy	S(n+1)Cy	S(n)Cy
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 S(n + 15)Cy:S(n)Cy: Pixel On bits

For registers, LCDDATA0 through LCDDATA3: n = (16x), y = 0
For registers, LCDDATA4 through LCDDATA7: $n = (16(x - 4))$, $y = 1$
For registers, LCDDATA8 through LCDDATA11: n = (16(x – 8)), y = 2
For registers, LCDDATA12 through LCDDATA15: n = (16(x – 12)), y = 3
For registers, LCDDATA16 through LCDDATA19: $n = (16(x - 16))$, $y = 4$
For registers, LCDDATA20 through LCDDATA23: $n = (16(x - 20))$, $y = 5$
For registers, LCDDATA24 through LCDDATA27: n = (16(x – 24)), y = 6
For registers, LCDDATA28 through LCDDATA31: n = (16(x - 28)), y = 7
1 = Pixel is on
0 = Pixel is off

COM Lines	Segments						
COWILINES	0 to 15	16 to 31	32 to 47	48 to 64			
0	LCDDATA0	LCDDATA1	LCDDATA2	LCDDATA3			
	S00C0:S15C0	S16C0:S31C0	S32C0:S47C0	S48C0:S63C0			
1	LCDDATA4	LCDDATA5	LCDDATA6	LCDDATA7			
	S00C1:S15C1	S16C1:S31C1	S32C1:S47C1	S48C1:S63C1			
2	LCDDATA8	LCDDATA9	LCDDATA10	LCDDATA11			
	S00C2:S15C2	S16C2:S31C2	S32C2:S47C2	S48C2:S63C2			
3	LCDDATA12	LCDDATA13	LCDDATA14	LCDDATA15			
	S00C3:S15C3	S16C3:S31C3	S32C3:S47C3	S48C3:S63C3			
4	LCDDATA16	LCDDATA17	LCDDATA18	LCDDATA19			
	S00C4:S15C4	S16C4:S31C4	S32C4:S47C4	S48C4:S59C4			
5	LCDDATA20	LCDDATA21	LCDDATA22	LCDDATA23			
	S00C5:S15C5	S16C5:S31C5	S32C5:S47C5	S48C5:S69C5			
6	LCDDATA24	LCDDATA25	LCDDATA26	LCDDATA27			
	S00C6:S15C6	S16C6:S31C6	S32C6:S47C6	S48C6:S59C6			
7	LCDDATA28	LCDDATA29	LCDDATA30	LCDDATA31			
	S00C7:S15C7	S16C7:S31C7	S32C7:S47C7	S48C7:S59C7			

TABLE 21-1: LCDDATA REGISTERS AND BITS FOR SEGMENT AND COM COMBINATIONS

REGISTER	21-6: LCD	REF: LCD RE		ADDER CO		STER	
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
LCDIRE	_	LCDCST2	LCDCST1	LCDCST0	VLCD3PE ⁽¹⁾	VLCD2PE ⁽¹⁾	VLCD1PE ⁽¹⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
LRLAP1	LRLAP0	LRLBP1	LRLBP0	_	LRLAT2	LRLAT1	LRLAT0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	own
bit 15	1 = Internal	D Internal Refer LCD reference i LCD reference i	s enabled and		the internal con	trast control cir	cuit
bit 14	Unimplemer	nted: Read as 'd)'				
bit 13-11	LCDCST<2:0	0>: LCD Contra	st Control bits				
	110 = Resist 101 = Resist 100 = Resist 011 = Resist 010 = Resist 001 = Resist	or ladder is at n or ladder is at 6 or ladder is at 5 or ladder is at 4 or ladder is at 3 or ladder is at 2 or ladder is at 1 um resistance (I	/7th of maximu /7th of maximu /7th of maximu /7th of maximu /7th of maximu /7th of maximu	um resistance um resistance um resistance um resistance um resistance um resistance		d	
bit 10	VLCD3PE: B	lias 3 Pin Enabl	e bit ⁽¹⁾				
	0 = Bias 3 le	evel is connected evel is internal (i	nternal resistor		.53		
bit 9		lias 2 Pin Enabl					
		evel is connecte evel is internal (i			.S2		
bit 8	VLCD1PE: B	lias 1 Pin Enabl	e bit ⁽¹⁾				
		evel is connecte evel is internal (i			S1		
bit 7-6	LRLAP<1:0>	LCD Reference	e Ladder A Tir	me Power Con	trol bits		
	10 = Internal 01 = Internal	Interval A: LCD reference LCD reference LCD reference LCD reference	ladder is power ladder is power	ered in Medium ered in Low-Po	n Power mode wer mode		
bit 5-4		LCD Reference	-				
	10 = Internal 01 = Internal	Interval B: LCD reference LCD reference LCD reference LCD reference	ladder is powe ladder is powe	ered in Medium ered in Low-Po	n Power mode wer mode		
bit 3	Unimplemer	nted: Read as 'd)'				
	hon using the	vternal resistor	laddar biasing	that CDRIAS	ning abould be	modo opolog o	and the

REGISTER 21-6: LCDREF: LCD REFERENCE LADDER CONTROL REGISTER

Note 1: When using the external resistor ladder biasing, the LCDBIASx pins should be made analog and the respective TRISx bits should be set as inputs.

REGISTER 21-6: LCDREF: LCD REFERENCE LADDER CONTROL REGISTER (CONTINUED)

- bit 2-0 LRLAT<2:0>: LCD Reference Ladder A Time Interval Control bits Sets the number of 32 clock counts when the A Time Interval Power mode is active. For Type-A Waveforms (WFT = $\underline{0}$): 111 = Internal LCD reference ladder is in A Power mode for 7 clocks and B Power mode for 9 clocks 110 = Internal LCD reference ladder is in A Power mode for 6 clocks and B Power mode for 10 clocks 101 = Internal LCD reference ladder is in A Power mode for 5 clocks and B Power mode for 11 clocks 100 = Internal LCD reference ladder is in A Power mode for 4 clocks and B Power mode for 12 clocks 011 = Internal LCD reference ladder is in A Power mode for 3 clocks and B Power mode for 13 clocks 010 = Internal LCD reference ladder is in A Power mode for 2 clocks and B Power mode for 14 clocks 001 = Internal LCD reference ladder is in A Power mode for 1 clock and B Power mode for 15 clocks 000 = Internal LCD reference ladder is always in B Power mode For Type-B Waveforms (WFT = 1): 111 = Internal LCD reference ladder is in A Power mode for 7 clocks and B Power mode for 25 clocks 110 = Internal LCD reference ladder is in A Power mode for 6 clocks and B Power mode for 26 clocks 101 = Internal LCD reference ladder is in A Power mode for 5 clocks and B Power mode for 27 clocks 100 = Internal LCD reference ladder is in A Power mode for 4 clocks and B Power mode for 28 clocks 011 = Internal LCD reference ladder is in A Power mode for 3 clocks and B Power mode for 29 clocks 010 = Internal LCD reference ladder is in A Power mode for 2 clocks and B Power mode for 30 clocks 001 = Internal LCD reference ladder is in A Power mode for 1 clock and B Power mode for 31 clocks 000 = Internal LCD reference ladder is always in B Power mode
- **Note 1:** When using the external resistor ladder biasing, the LCDBIASx pins should be made analog and the respective TRISx bits should be set as inputs.

NOTES:

22.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Real-Time Clock and Calendar, refer to "RTCC with External Power Control" (DS39745) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The RTCC provides the user with a Real-Time Clock and Calendar (RTCC) function that can be calibrated.

Key features of the RTCC module are:

- Operates in Deep Sleep mode
- Selectable clock source
- Provides hours, minutes and seconds using 24-hour format
- · Visibility of one half second period
- · Provides calendar weekday, date, month and year
- Alarm-configurable for half a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month or one year
- · Alarm repeat with decrementing counter
- Alarm with indefinite repeat chime
- Year 2000 to 2099 leap year correction
- BCD format for smaller software overhead
- Optimized for long-term battery operation
- User calibration of the 32.768 kHz clock crystal/ 32K INTRC frequency with periodic auto-adjust
- · Optimized for long term battery operation
- · Fractional second synchronization
- Calibration to within ±2.64 seconds error per month
- · Calibrates up to 260 ppm of crystal error
- · Ability to periodically wake up external devices
- without CPU intervention (external power control)
- Power control output for external circuit control
- Calibration takes effect every 15 seconds
- Runs from any one of the following:
 - External Real-Time Clock (RTC) of 32.768 kHz
 - Internal 31.25 kHz LPRC clock
 - 50 Hz or 60 Hz external input

22.1 RTCC Source Clock

The user can select between the SOSC crystal oscillator, LPRC internal oscillator or an external 50 Hz/60 Hz power line input as the clock reference for the RTCC module. This gives the user an option to trade off system cost, accuracy and power consumption, based on the overall system needs. If using SOSC for a time-sensitive application, do not enable the LCD pin (SEG17) adjacent to the SOSCI pin.

Note: Do not enable the LCD segment pin, SEG17 on RD0, if the SOSC is used for time-sensitive applications. Avoid high-frequency switching adjacent to the SOSCO and SOSCI pins.





22.2 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- · Alarm Value Registers

22.2.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 22-1).

By writing the RTCVALH byte, the RTCC Pointer value, the RTCPTR<1:0> bits decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 22-1: RTCVAL REGISTER MAPPING

RTCPTR<1:0>	RTCC Value Register Window				
KIGPIK(I.0>	RTCVAL<15:8>	RTCVAL<7:0>			
00	MINUTES	SECONDS			
01	WEEKDAY	HOURS			
10	MONTH	DAY			
11	_	YEAR			

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 22-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

TABLE 22-2: ALRMVAL REGISTER MAPPING

ALRMPTR	Alarm Value Register Window				
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>			
00	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11	—	—			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes, the ALRMPTR<1:0> value will be decremented. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and
	not write operations.

22.2.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL1<13>) must be set (see Example 22-1).

Note:	To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL1<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only one instruction cycle time
	window allowed between the 55h/AA sequence and the setting of RTCWREN;
	therefore, it is recommended that code follow the procedure in Example 22-1.

22.2.3 SELECTING RTCC CLOCK SOURCE

The clock source for the RTCC module can be selected using the RTCLK<1:0> bits in the RTCPWC register. When the bits are set to '00', the Secondary Oscillator (SOSC) is used as the reference clock and when the bits are '01', LPRC is used as the reference clock. When RTCLK<1:0> = 10 and 11, the external power line (50 Hz and 60 Hz) is used as the clock source.

EXAMPLE 22-1: SETTING THE RTCWREN BIT

```
asm volatile("push w7");
asm volatile("push w8");
asm volatile("disi #5");
asm volatile("mov #0x55, w7");
asm volatile("mov w7, _NVMKEY");
asm volatile("mov #0xAA, w8");
asm volatile("mov w8, _NVMKEY");
asm volatile("bset _RCFGCAL1, #13"); //set the RTCWREN bit
asm volatile("pop w8");
asm volatile("pop w7");
```

22.3 RTCC Control Registers

REGISTER 22-1: RCFGCAL: RTCC CALIBRATION/CONFIGURATION REGISTER⁽¹⁾

(
bit 15							bit 8
RTCEN ⁽²⁾	—	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPTR1	RTCPTR0
R/W-0	U-0	R/W-0	R-0, HSC	R-0, HSC	R/W-0	R/W-0	R/W-0

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CAL7 | CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CAL0 |
| bit 7 | | | | | | | bit 0 |

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	RTCEN: RTCC Enable bit ⁽²⁾
	1 = RTCC module is enabled
	0 = RTCC module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	RTCWREN: RTCC Value Registers Write Enable bit
	 1 = RTCVALH and RTCVALL registers can be written to by the user 0 = RTCVALH and RTCVALL registers are locked out from being written to by the user
bit 12	RTCSYNC: RTCC Value Registers Read Synchronization bit
	1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid.
	0 = RTCVALH, RTCVALL or ALCFGRPT registers can be read without concern over a rollover ripple
bit 11	HALFSEC: Half Second Status bit ⁽³⁾
	 1 = Second half period of a second 0 = First half period of a second
bit 10	RTCOE: RTCC Output Enable bit
	 1 = RTCC output is enabled 0 = RTCC output is disabled
bit 9-8	RTCPTR<1:0>: RTCC Value Register Window Pointer bits
	Points to the corresponding RTCC Value registers when reading the RTCVALH and RTCVALL registers. The RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'.
	<u>RTCVAL<15:8>:</u>
	11 = Reserved
	10 = MONTH 01 = WEEKDAY
	00 = MINUTES
	RTCVAL<7:0>:
	11 = YEAR
	10 = DAY
	01 = HOURS
	00 = SECONDS

- **Note 1:** The RCFGCAL register is only affected by a POR.
 - **2:** A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - 3: This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 22-1: RCFGCAL: RTCC CALIBRATION/CONFIGURATION REGISTER⁽¹⁾ (CONTINUED)

```
bit 7-0 CAL<7:0>: RTC Drift Calibration bits
01111111 = Maximum positive adjustment; adds 127 RTC clock pulses every 15 seconds
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
<li
```

- Note 1: The RCFGCAL register is only affected by a POR.
 - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - 3: This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PWCEN	PWCPOL	PWCPRE	PWSPRE	RTCLK1 ⁽²⁾	RTCLK0 ⁽²⁾	RTCOUT1	RTCOUT0
bit 15		•				·	bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_						—	—
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15 bit 14 bit 13 bit 12	1 = Power cc 0 = Power cc PWCPOL: Pc 1 = Power cc 0 = Power cc PWCPRE: Pc 1 = PWC sta 0 = PWC sta PWSPRE: Pc 1 = PWC sar	ver Control Ena ontrol is enabled ontrol is disable ower Control Er ontrol is enabled ontrol is disable ower Control/St bility window cl bility window cl ower Control Sa mple window cl ontrol window cl	d able bit d ability Prescale ock is divide-by ock is divide-by mple Prescale ock is divide-by	y-2 of the sourc y-1 of the sourc er bits y-2 of the sourc	e RTCC clock		
bit 11-10	 0 = PWC sample window clock is divide-by-1 of the source RTCC clock RTCLK<1:0>: RTCC Clock Source Select bits⁽²⁾ 11 = External power line (60 Hz) 10 = External power line source (50 Hz) 01 = Internal LPRC Oscillator 00 = External Secondary Oscillator (SOSC) 						
bit 9-8	11 = Power c 10 = RTCC c		ut Source Sele	ect dits			
bit 7-0	01 = RTCC s 00 = RTCC a	econds clock					

2: When a new value is written to these register bits, the lower half of the MINSEC register should also be written to properly reset the clock prescalers in the RTCC.

REGISTER 2	22-3: ALCF	GRPT: ALAR		RATION RE	GISTER				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown		
bit 15	1 = Alarm is CHIME =	• 0)	ed automatica	lly after an ala	arm event whe	never ARPT<7	:0> = 00h and		
bit 14	0 = Alarm is disabled CHIME: Chime Enable bit								
DIL 14		enabled; ARP	۲<7:0> bits are	allowed to roll	over from 00h	to FFh			
	0 = Chime is	disabled; ARP	T<7:0> bits sto	p once they re	ach 00h				
bit 13-10	AMASK<3:0	>: Alarm Mask	Configuration b	oits					
	101x = Rese 11xx = Rese	/ second / 10 seconds / minute / 10 minutes / hour = a day = a week = a week = a month = a year (except rved – do not u rved – do not u	se se		-	very 4 years)			
bit 9-8		:0>: Alarm Valu	•						
		R<1:0> value d 5:8>: IN /D NTH AB (<u>0>:</u> EC R AY				ALH and ALRM			
bit 7-0		Alarm Repeat (Counter Value	bits					
		Alarm will repe							
		Alarm will not decrements on		nt; it is prevent	ted from rolling) over from 00h	to FFh unless		

REGISTER 22-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

22.3.1 RTCVAL REGISTER MAPPINGS

REGISTER 22-4: YEAR: YEAR VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15						bit 8		
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
YRTEN3	YRTEN2	YRTEN2	YRTEN1	YRONE3	YRONE2	YRONE1	YRONE0	
bit 7				·			bit 0	
Legend:								
R = Readable bit W =		W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		

bit 15-8 Unimplemented: Read as '0'

- bit 7-4 **YRTEN<3:0>:** Binary Coded Decimal Value of Year's Tens Digit bits Contains a value from 0 to 9.
- bit 3-0 **YRONE<3:0>:** Binary Coded Decimal Value of Year's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 22-5: MTHDY: MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x

0-0	0-0	R/W-X	R/W-X	R/W-X	R/VV-X	R/W-X	R/VV-X
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

 bit 15-13
 Unimplemented: Read as '0'

 bit 12
 MTHTENO: Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of '0' or '1'.

 bit 14.0
 MTHONE 2:0 - Discuss Coded Decimal Value of Month's Tens Digit bit Contains a value of '0' or '1'.

- bit 11-8 MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.
- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 **DAYTEN<1:0>:** Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3.
- bit 3-0 **DAYONE<3:0>:** Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 22-6: WKDYHR: WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
_	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		HRTEN1	HRTENO	HRONE3	HRONE2	HRONE1	HRONEO

—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0
1							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits
	Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits
	Contains a value from 0 to 2.
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 22-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8

U-0	R/W-x						
	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:				
R = Readable bit	Readable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
	Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
	Contains a value from 0 to 9.
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
	Contains a value from 0 to 9.

© 2010-2014 Microchip Technology Inc.

22.3.2 ALRMVAL REGISTER MAPPINGS

REGISTER 22-8: ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0		
bit 15	·		•	- -	•	•	bit 8		
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
_	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0		
bit 7							bit 0		
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown					
bit 15-13	Unimplement	ed: Read as '0							
bit 12	MTHTEN0: B	inary Coded De	ecimal Value o	f Month's Tens	Digit bit				
	Contains a va	lue of '0' or '1'.							
bit 11-8	MTHONE<3:	D>: Binary Cod	ed Decimal Va	lue of Month's	Ones Digit bits				
	Contains a va	lue from 0 to 9							
bit 7-6	Unimplemen	ted: Read as '	כי						
bit 5-4	DAYTEN<1:0	>: Binary Code	ed Decimal Val	ue of Day's Ten	s Digit bits				
	Contains a va	lue from 0 to 3		-	-				
bit 3-0	DAYONE<3:0	>: Binary Code	ed Decimal Val	ue of Day's On	es Digit bits				
	Contains a va	lue from 0 to 9		-	-				

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 22-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits
	Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits
	Contains a value from 0 to 2.
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 22-10:	ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER
-----------------	--

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8

U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:				
R = Readable bit	it W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
h:+ 44 0	Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits Contains a value from 0 to 9.
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
	Contains a value from 0 to 9.

REGISTER 22-11: RTCCSWT: POWER CONTROL AND SAMPLE WINDOW TIMER REGISTER⁽¹⁾

| R/W-x |
|----------|----------|----------|----------|----------|----------|----------|----------|
| PWCSTAB7 | PWCSTAB6 | PWCSTAB5 | PWCSTAB4 | PWCSTAB3 | PWCSTAB2 | PWCSTAB1 | PWCSTAB0 |
| bit 15 | | | | | | | bit 8 |

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
PWCSAMP7(2)	PWCSAMP6 ⁽²⁾	PWCSAMP5 ⁽²⁾	PWCSAMP4 ⁽²⁾	PWCSAMP3 ⁽²⁾	PWCSAMP2 ⁽²⁾	PWCSAMP1 ⁽²⁾	PWCSAMP0 ⁽²⁾
bit 7							bit 0

Legend:						
R = Readable bit		W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 15-8 PWCSTAB<7:0>: Power Control Stability Window Timer bits						

bit 15-0	Westable
	11111111 = Stability Window is 255 TPWCCLK clock periods
	11111110 = Stability Window is 254 TPWCCLK clock periods
	00000001 = Stability Window is 1 TPWCCLK clock period
	00000000 = No Stability Window; Sample Window starts when the alarm event triggers
bit 7-0	PWCSAMP<7:0>: Power Control Sample Window Timer bits ⁽²⁾
	11111111 = Sample Window is always enabled, even when PWCEN = 0
	11111110 = Sample Window is 254 TPWCCLK clock periods
	00000001 = Sample Window is 1 TPWCCLK clock period 00000000 = No Sample Window
	10000000 - No Sample Window

Note 1: A write to this register is only allowed when RTCWREN = 1.

2: The Sample Window always starts when the Stability Window timer expires, except when its initial value is 00h.

22.4 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses and storing the value into the lower half of the RCFGCAL register. The 8-bit signed value loaded into the lower half of RCFGCAL is multiplied by four and will either be added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

- 1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
- 2. Once the error is known, it must be converted to the number of error clock pulses per minute.
- 3. a) If the oscillator is faster than ideal (negative result form Step 2), the RCFGCAL register value must be negative. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

b) If the oscillator is slower than ideal (positive result from Step 2), the RCFGCAL register value must be positive. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

EQUATION 22-1:

(Ideal Frequency[†] – Measured Frequency) * 60 = Clocks per Minute † Ideal Frequency = 32,768 Hz

Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off, or immediately after the rising edge of the seconds pulse, except when SECONDS = 00, 15, 30 or 45. This is due to the auto-adjust of the RTCC at 15 second intervals.

Note: It is up to the user to include, in the error value, the initial error of the crystal: drift due to temperature and drift due to crystal aging.

22.5 Alarm

- Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<15>)
- One-time alarm and repeat alarm options available

22.5.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVAL should only take place when ALRMEN = 0.

As shown in Figure 22-2, the interval selection of the alarm is configured through the AMASKx bits (ALCFGRPT<13:10>). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur.

The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs, once the alarm is enabled, is stored in the ARPT<7:0> bits (ALCFGRPT<7:0>). When the value of the ARPTx bits equals 00h and the CHIME bit (ALCFGRPT<14>) is cleared, the repeat function is disabled and only a single alarm will occur. The alarm can be repeated, up to 255 times, by loading ARPT<7:0> with FFh.

After each alarm is issued, the value of the ARPTx bits is decremented by one. Once the value has reached 00h, the alarm will be issued one last time, after which, the ALRMEN bit will be cleared automatically and the alarm will turn off.

Indefinite repetition of the alarm can occur if the CHIME bit = 1. Instead of the alarm being disabled when the value of the ARPTx bits reaches 00h, it rolls over to FFh and continues counting indefinitely while CHIME is set.

22.5.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a trigger clock to other peripherals.

Note:	Changing any of the registers, other than the RCFGCAL and ALCFGRPT registers, and the CHIME bit while the alarm is enabled (ALRMEN = 1), can result in a false alarm event leading to a false alarm interrupt. To avoid a false alarm event, the
	timer and alarm values should only be changed while the alarm is disabled (ALRMEN = 0). It is recommended that the ALCFGRPT register and CHIME bit be changed when RTCSYNC = 0.

FIGURE 22-2: ALARM MASK SETTINGS

Alarm Mask Setting (AMASK<3:0>)	Day of the Week	Month Day	Hours	Minutes Seconds	
0000 - Every half second 0001 - Every second				:	
0010 - Every 10 seconds				:	
0011 - Every minute				: : : : :	
0100 - Every 10 minutes				: m : s s	
0101 - Every hour				: m m : s s	
0110 - Every day			h h	: m m : s s	
0111 - Every week	d		h h	: m m : s s	
1000 - Every month		/ d_ d	hh	: m m : s s	
1001 - Every year ⁽¹⁾		m m / d d	hh	: m m : s s	
Note 1: Annually, except when configured for February 29.					

22.6 Power Control

The RTCC includes a power control feature that allows the device to periodically wake-up an external device, wait for the device to be stable before sampling wake-up events from that device, and then shut down the external device. This can be done completely autonomously by the RTCC, without the need to wake from the current lower power mode (Sleep, Deep Sleep, etc.).

To use this feature:

- 1. Enable the RTCC (RTCEN = 1).
- 2. Set the PWCEN bit (RTCPWC<15>).
- 3. Configure the RTCC pin to drive the PWC control signal (RTCOE = 1 and RTCOUT<1:0> = 11).

The polarity of the PWC control signal may be chosen using the PWCPOL bit (RTCPWC<14>). An active-low or active-high signal may be used with the appropriate external switch to turn on or off the power to one or more external devices. The active-low setting may also be used in conjunction with an open-drain setting on the RTCC pin, in order to drive the ground pin(s) of the external device directly (with the appropriate external VDD pull-up device), without the need for external switches. Finally, the CHIME bit should be set to enable the PWC periodicity.

22.7 RTCC VBAT Operation

The RTCC can operate in VBAT mode when there is a power loss on the VDD pin. The RTCC will continue to operate if the VBAT pin is powered on (it is usually connected to the battery).

Note: It is recommended to connect the VBAT pin to VDD if the VBAT mode is not used (not connected to the battery).

The VBAT BOR can be enabled/disabled using the VBTBOR bit in the CW3 Configuration register (CW3<7>). If the VBTBOR enable bit is cleared, the VBAT BOR is always disabled and there will be no indication of a VBAT BOR. If the VBTBOR bit is set, the RTCC can receive a Reset and the RTCEN bit will get cleared when the voltage reaches VBTRTC.
23.0 32-BIT PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "32-Bit Programmable Cyclic Redundancy Check (CRC)" (DS30009729) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM. The 32-bit programmable CRC generator provides a hardware implemented method of quickly generating checksums for various networking and security applications. It offers the following features:

- User-programmable CRC polynomial equation, up to 32 bits
- Programmable shift direction (little or big-endian)
- · Independent data and polynomial lengths
- · Configurable interrupt output
- Data FIFO

Figure 23-1 displays a simplified block diagram of the CRC generator. A simple version of the CRC shift engine is displayed in Figure 23-2.



FIGURE 23-2: CRC SHIFT ENGINE DETAIL



23.1 User Interface

23.1.1 POLYNOMIAL INTERFACE

The CRC module can be programmed for CRC polynomials of up to the 32^{nd} order, using up to 32 bits.

Polynomial length, which reflects the highest exponent in the equation, is selected by the PLEN<4:0> bits (CRCCON2<4:0>).

The CRCXORL and CRCXORH registers control which exponent terms are included in the equation. Setting a particular bit includes that exponent term in the equation. Functionally, this includes an XOR operation on the corresponding bit in the CRC engine. Clearing the bit disables the XOR.

For example, consider two CRC polynomials, one a 16-bit and the other a 32-bit equation.

EQUATION 23-1: 16-BIT, 32-BIT CRC POLYNOMIALS

X16 + X12 + X5 + 1

and

 $\begin{array}{c} X32 + X26 + X23 + X22 + X16 + X12 + X11 + X10 + \\ X8 + X7 + X5 + X4 + X2 + X + 1 \end{array}$

To program these polynomial into the CRC generator, set the register bits, as shown in Table 23-1.

Note that the appropriate positions are set to '1' to indicate that they are used in the equation (for example, X26 and X23). The '0' bit required by the equation is always XORed; thus, X0 is a don't care. For a polynomial of length 32, it is assumed that the 32^{nd} bit will be used. Therefore, the X<31:1> bits do not have the 32^{nd} bit.

23.1.2 DATA INTERFACE

The module incorporates a FIFO that works with a variable data width. Input data width can be configured to any value between 1 and 32 bits using the DWIDTH<4:0> bits (CRCCON2<12:8>). When the data width is greater than 15, the FIFO is 4 words deep. When the DWIDTHx bits are between 15 and 8, the FIFO is 8 words deep. When the DWIDTHx bits are less than 8, the FIFO is 16 words deep.

The data for which the CRC is to be calculated must first be written into the FIFO. Even if the data width is less than 8, the smallest data element that can be written into the FIFO is 1 byte. For example, if the DWIDTHx bits are 5, then the size of the data is DWIDTH<4:0> + 1 or 6. The data is written as a whole byte; the two unused upper bits are ignored by the module.

Once data is written into the MSb of the CRCDAT registers (that is, the MSb as defined by the data width), the value of the VWORD<4:0> bits (CRCCON1<12:8>) increments by one. For example, if the DWIDTHx bits are 24, the VWORDx bits will increment when bit 7 of CRCDATH is written. Therefore, CRCDATL must always be written to before CRCDATH.

The CRC engine starts shifting data when the CRCGO bit is set and the value of the VWORDx bits is greater than zero.

Each word is copied out of the FIFO into a buffer register, which decrements the VWORDx bits. The data is then shifted out of the buffer. The CRC engine continues shifting at a rate of two bits per instruction cycle, until the VWORDx bits reach zero. This means that for a given data width, it takes half that number of instructions for each word to complete the calculation. For example, it takes 16 cycles to calculate the CRC for a single word of 32-bit data.

When the VWORDx bits reach the maximum value for the configured value of the DWIDTHx bits (4, 8 or 16), the CRCFUL bit becomes set. When the VWORD bits reach zero, the CRCMPT bit becomes set. The FIFO is emptied and the VWORD<4:0> bits are set to '00000' whenever CRCEN is '0'.

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORDx bits is done.

TABLE 23-1: CRC SETUP EXAMPLES FOR 16 AND 32-BIT POLYNOMIALS

CRC Control Bits	Bit	Values
	16-Bit Polynomial	32-Bit Polynomial
PLEN<4:0>	01111	11111
X<31:16>	0000 0000 0000 0001	0000 0100 1100 0001
X<15:0>	0001 0000 0010 000x	0001 1101 1011 011x

23.1.3 DATA SHIFT DIRECTION

The LENDIAN bit (CRCCON1<3>) is used to control the shift direction. By default, the CRC will shift data through the engine, MSb first. Setting LENDIAN (= 1) causes the CRC to shift data, LSb first. This setting allows better integration with various communication schemes and removes the overhead of reversing the bit order in software. Note that this only changes the direction the data is shifted into the engine. The result of the CRC calculation will still be a normal CRC result, not a reverse CRC result.

23.1.4 INTERRUPT OPERATION

The module generates an interrupt that is configurable by the user for either of two conditions.

If CRCISEL is '0', an interrupt is generated when the VWORD<4:0> bits make a transition from a value of '1' to '0'. If CRCISEL is '1', an interrupt will be generated after the CRC operation finishes and the module sets the CRCGO bit to '0'. Manually setting CRCGO to '0' will not generate an interrupt. Note that when an interrupt occurs, the CRC calculation would not yet be complete. The module will still need (PLEN + 1)/2 clock cycles after the interrupt is generated until the CRC calculation is finished.

23.1.5 TYPICAL OPERATION

To use the module for a typical CRC calculation:

- 1. Set the CRCEN bit to enable the module.
- Configure the module for desired operation:

 a) Program the desired polynomial using the CRCXORL and CRCXORH registers, and the PLEN<4:0> bits.

b) Configure the data width and shift direction using the DWIDTHx and LENDIAN bits.

c) Select the desired Interrupt mode using the CRCISEL bit.

- Preload the FIFO by writing to the CRCDATL and CRCDATH registers until the CRCFUL bit is set or no data is left.
- 4. Clear old results by writing 00h to CRCWDATL and CRCWDATH. The CRCWDAT registers can also be left unchanged to resume a previously halted calculation.
- 5. Set the CRCGO bit to start calculation.
- 6. Write remaining data into the FIFO as space becomes available.
- When the calculation completes, CRCGO is automatically cleared. An interrupt will be generated if CRCISEL = 1.
- 8. Read CRCWDATL and CRCWDATH for the result of the calculation.

There are eight registers used to control programmable CRC operation:

- CRCCON1
- CRCCON2
- CRCXORL
- CRCXORH
- CRCDATL
- CRCDATH
- CRCWDATL
- CRCWDATH

The CRCCON1 and CRCCON2 registers (Register 23-1 and Register 23-2) control the operation of the module and configure the various settings.

The CRCXOR registers (Register 23-3 and Register 23-4) select the polynomial terms to be used in the CRC equation. The CRCDAT and CRCWDAT registers are each register pairs that serve as buffers for the double-word input data and CRC processed output, respectively.

REGISTER 23-1: CRCCON1: CRC CONTROL 1 REGISTER

— — —							
R/W-0	U-0	R/W-0	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
CRCEN	—	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0
bit 15							bit 8
r							
R-0, HSC	R-1, HSC	R/W-0	R/W-0, HC	R/W-0	U-0	U-0	U-0
CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN			
bit 7							bit 0
Legend:		HC = Hardware	e Clearable bit	HSC = Hardw	are Settable/C	learable bit	
R = Readab	ole bit	W = Writable b	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15	CRCEN: CF	RC Enable bit					
	1 = Enables	s module					
			tate machines,	pointers and C	RCWDAT/CRO	CDATH register	s reset; other
1.11.4.4		re NOT reset					
bit 14	•	ented: Read as					
bit 13		C Stop in Idle M					
			peration when de ation in Idle mod		e mode		
bit 12-8		0>: Pointer Valu					
511 12-0			d words in the FI	FO Has a max	imum value of	8 when PI FN<	4.0 > 7 or 16
	when PLEN						
bit 7	CRCFUL: C	RC FIFO Full b	it				
	1 = FIFO is	full					
	0 = FIFO is	not full					
bit 6	CRCMPT: C	CRC FIFO Empt	y bit				
	1 = FIFO is						
	0 = FIFO is	not empty					
bit 5		CRC Interrupt S					
			oty; the final wor		shifting throug	h the CRC	
1.11.4	-		plete and results	are ready			
bit 4	CRCGO: St		_				
		CRC serial shifte erial shifter is tur					
bit 3		Data Shift Direct					
DIL D			o the CRC, starti	na with the LSt) (little endian)		
			o the CRC, starti	•	. ,		
bit 2-0		ented: Read as		-			

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	_	DWIDTH4	DWIDTH3	DWIDTH2	DWIDTH1	DWIDTH0
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	_	PLEN4	PLEN3	PLEN2	PLEN1	PLEN0
bit 7	·			•	•		bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-13	Unimplemer	nted: Read as '	0'				
	-						

bit 12-8	DWIDTH<4:0>: Data Word Width Configuration bits
	Configures the width of the data word (Data Word Width – 1).
bit 7-5	Unimplemented: Read as '0'
bit 4-0	PLEN<4:0>: Polynomial Length Configuration bits
	Configures the length of the polynomial (Polynomial Length – 1).

REGISTER 23-3: CRCXORL: CRC XOR POLYNOMIAL REGISTER, LOW BYTE

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			Х<	:15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
	-	-	X<7:1>	-	-	-	_
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at f	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-1 X<15:1>: XOR of Polynomial Term xⁿ Enable bits

bit 0 Unimplemented: Read as '0'

REGISTER 23-4: CRCXORH: CRC XOR POLYNOMIAL REGISTER, HIGH BYTE

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			Х<:	31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			Χ<2	23:16>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, rea	ıd as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 X<31:16>: XOR of Polynomial Term xⁿ Enable bits

24.0 12-BIT A/D CONVERTER (ADC) WITH THRESHOLD SCAN

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the 12-Bit ADC, refer to "12-Bit A/D Converter with Threshold Detect" (DS39739) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The 12-bit A/D Converter (ADC) has the following key features:

- Successive Approximation Register (SAR)
 Conversion
- Conversion Speeds of up to 200 ksps
- Up to 32 Analog Input Channels (internal and external)
- Selectable 10-Bit (default) or 12-Bit Conversion Resolution
- Multiple Internal Reference Input Channels
- External Voltage Reference Input Pins
- Unipolar Differential Sample-and-Hold (S/H)
 Amplifier
- Automated Threshold Scan and Compare
 Operation to Pre-Evaluate Conversion Results
- Selectable Conversion Trigger Source
- Fixed Length (one word per channel), Configurable Conversion Result Buffer
- Four Options for Results Alignment
- · Configurable Interrupt Generation
- Enhanced DMA Operations with Indirect Address Generation
- · Operation During CPU Sleep and Idle modes

The 12-bit ADC module is an enhanced version of the 10-bit module offered in earlier PIC24 devices. It is a Successive Approximation Register (SAR) Converter, enhanced with 12-bit resolution, a wide range of automatic sampling options, tighter integration with other analog modules and a configurable results buffer.

It also includes a unique Threshold Detect feature that allows the module itself to make simple decisions based on the conversion results, and enhanced operation with the DMA controller through Peripheral Indirect Addressing (PIA).

A simplified block diagram for the module is shown in Figure 24-1.

24.1 Basic Operation

To perform a standard ADC conversion:

- 1. Configure the module:
 - a) Configure port pins as analog inputs by setting the appropriate bits in the ANSx registers (see Section 11.2 "Configuring Analog Port Pins (ANSx)" for more information).
 - b) Select the voltage reference source to match expected range on analog inputs (AD1CON2<15:13>).
 - c) Select the positive and negative multiplexer inputs for each channel (AD1CHS<15:0>).
 - Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
 - e) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>).
 - For Channel A scanning operations, select the positive channels to be included (AD1CSSH and AD1CSSL registers).
 - g) Select how conversion results are presented in the buffer (AD1CON1<9:8> bits and AD1CON5 register).
 - h) Select the interrupt rate (AD1CON2<5:2>).
 - i) Turn on ADC module (AD1CON1<15>).
- 2. Configure the ADC interrupt (if required):
 - a) Clear the AD1IF bit (IFS0<13>).
 - b) Enable the AD1IE interrupt (IEC0<13>).
 - c) Select the ADC interrupt priority (IPC3<6:4>).
- If the module is configured for manual sampling, set the SAMP bit (AD1CON1<1>) to begin sampling.





24.2 Extended DMA Operations

In addition to the standard features available on all 12-bit ADC modules, PIC24FJ128GA310 family devices implement a limited extension of DMA functionality. This extension adds features that work with the device's DMA controller to expand the ADC module's data storage abilities beyond the module's built-in buffer.

The Extended DMA functionality is controlled by the DMAEN bit (AD1CON1<11>); setting this bit enables the functionality. The DMABM bit (AD1CON1<12>) configures how the DMA feature operates.

24.2.1 EXTENDED BUFFER MODE

Extended Buffer mode (DMABM = 1) is useful for storing the results of conversions on the upper channels (i.e., 26 and above), which do not have their own memory-mapped buffers inside the ADC module. It can also be used to store the conversion results on any ADC channel in any implemented address in data RAM.

In Extended Buffer mode, all data from the ADC Buffer register, and channels above 26, is mapped into data RAM. Conversion data is written to a destination specified by the DMA controller, specifically by the DMADST register. This allows users to read the conversion results of channels above 26, which do not have their own memory-mapped ADC buffer locations, from data memory.

When using Extended Buffer mode, always set the BUFREGEN bit to disable FIFO operation. In addition, disable the Split Buffer mode by clearing the BUFM bit.

24.2.2 PIA MODE

When DMABM = 0, the ADC module is configured to function with the DMA controller for Peripheral Indirect Addressing (PIA) mode operations. In this mode, the ADC module generates an 11-bit Indirect Address (IA). This is ORed with the destination address in the DMA controller to define where the ADC conversion data will be stored.

In PIA mode, the buffer space is created as a series of contiguous smaller buffers, one per analog channel. The size of the channel buffer determines how many analog channels can be accommodated. The size of the buffer is selected by the DMABLx bits (AD1CON4<2:0>). The size options range from a single word per buffer to 128 words. Each channel is allocated a buffer of this size, regardless of whether or not the channel will actually have conversion data.

The IA is created by combining the base address within a channel buffer with three to five bits (depending on the buffer size) to identify the channel. The base address ranges from zero to seven bits wide, depending on the buffer size. The address is right-padded with a '0' in order to maintain address alignment in the Data Space. The concatenated channel and base address bits are then left-padded with zeros, as necessary, to complete the 11-bit IA.

The IA is configured to auto-increment during write operations by using the SMPIx bits (AD1CON2<6:2>).

As with PIA operations for any DMA-enabled module, the base destination address in the DMADST register must be masked properly to accommodate the IA. Table 24-1 shows how complete addresses are formed. Note that the address masking varies for each buffer size option. Because of masking requirements, some address ranges may not be available for certain buffer sizes. Users should verify that the DMA base address is compatible with the buffer size selected.

Figure 24-2 shows how the parts of the address define the buffer locations in data memory. In this case, the module "allocates" 256 bytes of data RAM (1000h to 1100h) for 32 buffers of four words each. However, this is not a hard allocation and nothing prevents these locations from being used for other purposes. For example, in the current case, if Analog Channels 1, 3 and 8 are being sampled and converted, conversion data will only be written to the channel buffers, starting at 1008h, 1018h and 1040h. The holes in PIA buffer space can be used for any other purpose. It is the user's responsibility to keep track of buffer locations and preventing data overwrites.

24.3 ADC Operation with VBAT

One of the ADC channels is connected to the VBAT pin to monitor the VBAT voltage. This allows monitoring the VBAT pin voltage (battery voltage) with no external connection. The voltage measured, using the ADC VBAT monitor, is VBAT/2. The voltage can be calculated by reading ADC = ((VBAT/2)/VDD) * 1024 for 10-bit ADC and ((VBAT/2)/VDD) * 4096 for 12-bit ADC.

When using the VBAT ADC monitor:

- Connect the ADC channel to ground to discharge the sample capacitor.
- Because of the high-impedance of VBAT, select higher sampling time to get an accurate reading.

Since the VBAT pin is connected to the ADC during sampling, to prolong the VBAT battery life, the recommendation is to select the VBAT channel when needed.

24.4 Control Registers

The 12-bit ADC is controlled through a total of 13 registers:

- AD1CON1 through AD1CON5 (Register 24-1 through Register 24-5)
- AD1CS (Register 24-6)
- AD1CHITH and AD1CHITL (Register 24-8 and Register 24-9)

- AD1CSSH and AD1CSSL (Register 24-10 and Register 24-11)
- AD1CTMENH and AD1CTMENL (Register 24-12 and Register 24-13)
- AD1DMBUF (not shown) The 16-bit conversion buffer for Extended Buffer mode

TABLE 24-1: INDIRECT ADDRESS GENERATION IN PIA MODE

DMABL<2:0>	Buffer Size per Channel (words)	Generated Offset Address (lower 11 bits)	Available Input Channels	Allowable DMADST Addresses
000	1	000 00cc ccc0	32	xxxx xxxx xx00 0000
001	2	000 0ccc ccn0	32	xxxx xxxx x000 0000
010	4	000 cccc cnn0	32	xxxx xxxx 0000 0000
011	8	00c cccc nnn0	32	xxxx xxx0 0000 0000
100	16	0cc cccn nnn0	32	xxxx xx00 0000 0000
101	32	ccc ccnn nnn0	32	xxxx x000 0000 0000
110	64	ccc cnnn nnn0	16	xxxx x000 0000 0000
111	128	ccc nnnn nnn0	8	xxxx x000 0000 0000

Legend: ccc = Channel number (three to five bits), n = Base buffer address (zero to seven bits),

x = User-definable range of DMADST for base address, 0 = Masked bits of DMADST for IA.

FIGURE 24-2: EXAMPLE OF BUFFER ADDRESS GENERATION IN PIA MODE (4-WORD BUFFERS PER CHANNEL)



R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADON		ADSIDL	DMABM ⁽¹⁾	DMAEN	MODE12	FORM1	FORM0
bit 15			•			•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0, HSC	R/C-0, HSC
SSRC3	SSRC2	SSRC1	SSRC0	_	ASAM	SAMP	DONE
bit 7							bit C
Legend:		C = Clearable	e bit	U = Unimpler	nented bit, rea	d as '0'	
R = Readab	le bit	W = Writable	bit	HSC = Hardv	vare Settable/C	learable bit	
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	ADON: ADC	Operating Mod	de bit				
		dule is operatir	ng				
	0 = ADC mo						
bit 14	-	nted: Read as '					
bit 13		C Stop in Idle I					
			peration when cration in Idle mo		lie mode		
bit 12		-	uffer Mode Sele				
			Buffer address		he DMAnDST	register	
						AD1CON4<2:0	>
bit 11	DMAEN: Ext	ended DMA/Bu	Iffer Enable bit				
		d DMA and but d features are	fer features are disabled	enabled			
bit 10	MODE12: 12	2-Bit Operation	Mode bit				
	1 = 12-bit A[•					
	0 = 10-bit A[•					
bit 9-8			ormat bits (see	formats follow	ving)		
		nal result, signe	ed, left justified ult, unsigned, le	oft instified			
		Il result, signed		, juotinou			
			lt, unsigned, rig	-			
bit 7-4		•	Source Select	bits			
		plemented, do		tarta conversio	a (auto convert)	· do potulos in Al	ita Caan mada
			· Auto-Scan mo		r (auto-convert)	; do not use in Aı	10-Scanmoue
	0101 = TMR)			
	0100 = CTM						
	0011 = TMR 0010 = TMR						
	0001 = INTO	-					
	0000 = The	SAMP bit must	be cleared by s	software to sta	rt conversion		
bit 3	Unimplemer	nted: Read as	0'				
bit 2		Sample Auto-S					
			diately after last SAMP bit is ma		AMP bit is auto	o-set	
				-			
Note 1: T	his bit is only a	vailable when e	xtended DMA/b	ouffer features	are available (I	DMAEN = 1).	

REGISTER 24-1: AD1CON1: ADC1 CONTROL REGISTER 1

Note 1: This bit is only available when extended DMA/buffer features are available (DMAEN = 1).

REGISTER 24-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

- bit 1 **SAMP:** ADC Sample Enable bit
 - 1 = ADC Sample-and-Hold amplifiers are sampling
 - 0 = ADC Sample-and-Hold amplifiers are holding
- bit 0 DONE: ADC Conversion Status bit
 - 1 = ADC conversion cycle has completed
 - 0 = ADC conversion has not started or is in progress
- Note 1: This bit is only available when extended DMA/buffer features are available (DMAEN = 1).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
PVCFG1	PVCFG0	NVCFG0	OFFCAL	BUFREGEN	CSCNA	—	
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUFS ⁽¹⁾	SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM ⁽¹⁾	ALTS
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	own
bit 15-14	PVCFG-1.05	• ADC Convert	er Positive Vo	Itage Reference	Configuration	n hits	
		mented, do no			Configuration	1010	
bit 13	NVCFG0: AD 1 = External 0 = AVss		egative Voltag	e Reference Cor	nfiguration bit	S	
bit 12	OFFCAL: Off	set Calibration	Mode Select I	bit			
	Ų		v 1	hannel Sample-a hannel Sample-a			
bit 11	-	ADC Buffer Re	•	-			·
		on result is loa ult buffer is trea		uffer location dete	ermined by th	e converted cha	nnel
bit 10	CSCNA: Sca	n Input Selectio	ons for CH0+ I	During Sample A	bit		
	1 = Scans in						
h:+ 0 0	0 = Does not	-	o'				
bit 9-8	-	ted: Read as ' Fill Status bit ⁽¹					
bit 7	1 = ADC is fil	lling the upper	half of the buf	fer; user should a er; user should a			
bit 6-2		•		nent Rate Select			
	When DMAE		C/DW/ (Incicit		010		
	0001 = For 2	2-channel DMA 1-channel DMA					
	When DMAE	N = 0:					
		-		s per each interru	-	n a a a b 20!	
	11110 = Inte			ne completion of ne completion of			
				ne completion of ne completion of			mple
Noto 1, T	bese hits are on	ly applicable w	hon the huffer				

REGISTER 24-2: AD1CON2: ADC1 CONTROL REGISTER 2

Note 1: These bits are only applicable when the buffer is used in FIFO mode (BUFREGEN = 0). In addition, BUFS is only used when BUFM = 1.

REGISTER 24-2: AD1CON2: ADC1 CONTROL REGISTER 2 (CONTINUED)

- bit 1 BUFM: Buffer Fill Mode Select bit⁽¹⁾
 - 1 = ADC buffer is two, 13-word buffers, starting at ADC1BUF0 and ADC1BUF12, and sequential conversions fill the buffers alternately (Split mode)
 - 0 = ADC buffer is a single, 26-word buffer and fills sequentially from ADC1BUF0 (FIFO mode)
- bit 0 ALTS: Alternate Input Sample Mode Select bit
 - 1 = Uses channel input selects for Sample A on first sample and Sample B on next sample
 - 0 = Always uses channel input selects for Sample A
- **Note 1:** These bits are only applicable when the buffer is used in FIFO mode (BUFREGEN = 0). In addition, BUFS is only used when BUFM = 1.

REGISTER 24-3: AD1CON3: ADC1 CONTROL REGISTER 3

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	EXTSAM	PUMPEN	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ADCS7 | ADCS6 | ADCS5 | ADCS4 | ADCS3 | ADCS2 | ADCS1 | ADCS0 |
| bit 7 | | | | | | | bit 0 |

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	ADRC: ADC Conversion Clock Source bit 1 = RC Clock
	0 = Clock derived from system clock
bit 14	EXTSAM: Extended Sampling Time bit
	1 = ADC is still sampling after SAMP = 00 = ADC is finished sampling
bit 13	PUMPEN: Charge Pump Enable bit
	1 = Charge pump for switches is enabled0 = Charge pump for switches is disabled
bit 12-8	SAMC<4:0>: Auto-Sample Time Select bits
	11111 = 31 T AD
	•••
	00001 = 1 TAD
	00000 = 0 TAD
bit 7-0	ADCS<7:0>: ADC Conversion Clock Select bits
	1111111
	••• = Reserved
	0100000
	00111111 = 64 · TCY = TAD
	$\bullet \bullet \bullet$
	$00000001 = 2 \cdot \text{Tcy} = \text{Tad}$ 00000000 = Tcy = Tad
	0000000 - 10t - 1AD

REGISTER 24-4: AD1CON4: ADC1 CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	DMABL2 ⁽¹⁾	DMABL1 ⁽¹⁾	DMABL0 ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

bit 2-0

- DMABL<2:0>: DMA Buffer Size Select bits⁽¹⁾
 - 111 = Allocates 128 words of buffer to each analog input
 - 110 = Allocates 64 words of buffer to each analog input
 - 101 = Allocates 32 words of buffer to each analog input
 - 100 = Allocates 16 words of buffer to each analog input
 - 011 = Allocates 8 words of buffer to each analog input
 - 010 = Allocates 4 words of buffer to each analog input
 - 001 = Allocates 2 words of buffer to each analog input
 - 000 = Allocates 1 word of buffer to each analog input
- **Note 1:** The DMABL<2:0> bits are only used when AD1CON1<11> = 1 and AD1CON<12> = 0; otherwise, their value is ignored.

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0			
ASEN	LPEN	CTMREQ	BGREQ		—	ASINT1	ASINT0			
bit 15							bit			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
	_	_	—	WM1	WM0	CM1	CM0			
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable I	oit	U = Unimplem	nented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	ASEN: Auto-	-Scan Enable bit	I							
		an is enabled an is disabled								
bit 14	LPEN: Low-I	Power Enable bi	t							
		ver is enabled af								
bit 13	CTMREQ: C	TMU Request b	it							
		s enabled when s not enabled by		abled and active	е					
bit 12	BGREQ: Band Gap Request bit									
		p is enabled wh p is not enabled		enabled and ad	ctive					
bit 11-10	Unimplemer	nted: Read as 'o)'							
bit 9-8	ASINT<1:0>	: Auto-Scan (Th	reshold Detect	:) Interrupt Mod	e bits					
	10 = Interru	pt after Thresho pt after valid cor pt after Thresho errupt	npare has occ	urred		npare has occu	urred			
bit 7-4		nted: Read as 'o)'							
bit 3-2	WM<1:0>: W	/rite Mode bits								
	11 = Reserv						4 1			
	10 = Auto-compare only (conversion results are not saved, but interrupts are generated when a val match occurs, as defined by the CMx and ASINTx bits)									
	 match occurs, as defined by the CMX and ASINTX bits) 01 = Convert and save (conversion results are saved to locations as determined by the register bi when a match occurs, as defined by the CMX bits) 									
	00 = Legacy operation (conversion data is saved to a location determined by the buffer register bits)									
bit 1-0	CM<1:0>: C	ompare Mode bi	ts							
		11 = Outside Window mode (valid match occurs if the conversion result is outside of the window defined b the corresponding buffer pair)								
	10 = Inside V	Vindow mode (va onding buffer pai	alid match occu	irs if the convers	sion result is in	side the window	defined by th			
		Than mode (va		rs if the result is	s greater than	the value in the	correspondi			
		nan mode (valid	match occurs i	f the result is le	ss than the val	ue in the corres	sponding buff			

© 2010-2014 Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB2	CH0NB1	CH0NB0	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0
bit 15	•						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA2	CH0NA1	CH0NA0	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0
bit 7							bit C
Legend:						1 (0)	
R = Readable		W = Writable		•	nented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-13	CHONB<2:0> 1xx = Unimp 011 = Unimp 010 = AN1 001 = Unimp 000 = VREF-/	plemented plemented plemented	annel 0 Negati	ve Input Select	bits		
	11111 = VBA 11110 = AVD 11101 = AVS 11100 = Ban 11011 = VBG 11010 = VBG 11001 = CTM	T/2(1) (1) (1) (1) (2) (1) (1) (1) (2) (1) (1) (2) (2) (2) (2) (2) (2) (2) (2	e (V _{BG}) ⁽¹⁾	e Input Select t		IH<8> to be set	;)

REGISTER 24-6: AD1CHS: ADC1 SAMPLE SELECT REGISTER

Note 1: These input channels do not have corresponding memory-mapped result buffers.

2: These channels are implemented in 100-pin devices only.

REGISTER 24-6: AD1CHS: ADC1 SAMPLE SELECT REGISTER (CONTINUED)

- bit 7-5 **CH0NA<2:0>:** Sample A Channel 0 Negative Input Select bits Same definitions as for CHONB<2:0>.
- bit 4-0 **CH0SA<4:0>:** Sample A Channel 0 Positive Input Select bits Same definitions as for CHOSB<4:0>.
- Note 1: These input channels do not have corresponding memory-mapped result buffers.
 - 2: These channels are implemented in 100-pin devices only.

REGISTER 24-7: ANCFG: ADC BAND GAP REFERENCE CONFIGURATION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	_
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	VBG6EN	VBG2EN	VBGEN
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 bit 2	Unimplemented: Read as '0' VBG6EN: ADC Input VBG/6 Enable bit 1 = Band gap voltage, divided by six reference (VBG/6), is enabled
	0 = Band gap, divided by six reference (VBG/6), is disabled
bit 1	VBG2EN: ADC Input VBG/2 Enable bit
	 1 = Band gap voltage, divided by two reference (VBG/2), is enabled 0 = Band gap, divided by two reference (VBG/2), is disabled
bit 0	VBGEN: ADC Input VBG Enable bit
	 1 = Band gap voltage reference (VBG) is enabled 0 = Band gap reference (VBG) is disabled

REGISTER 24-8: AD1CHITH: ADC1 SCAN COMPARE HIT REGISTER (HIGH WORD)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
—	—	—	_	—	—	CHH<25:24>		
bit 15	·						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			CHH<	:23:16>				
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable b	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				
L								
bit 15-10	Unimpleme	nted: Read as '0	3					
bit 9-0	CHH<25:16:	>: ADC Compare	e Hit bits					

If CM<1:0> = 11:

1 = ADC Result Buffer n has been written with data or a match has occurred

0 = ADC Result Buffer n has not been written with data

For All Other Values of CM<1:0>:

1 = A match has occurred on ADC Result Channel n

0 = No match has occurred on ADC Result Channel n

REGISTER 24-9: AD1CHITL: ADC1 SCAN COMPARE HIT REGISTER (LOW WORD)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CHF	l<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CH	H<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	= Bit is cleared x = Bit is unknown		nown

bit 15-0 CHH<15:0>: ADC Compare Hit bits

If CM<1:0> = 11:

1 = ADC Result Buffer n has been written with data or a match has occurred

0 = ADC Result Buffer n has not been written with data

For All Other Values of CM<1:0>:

1 = A match has occurred on ADC Result Channel n

0 = No match has occurred on ADC Result Channel n

REGISTER 24-10: AD1CSSH: ADC1 INPUT SCAN SELECT REGISTER (HIGH WORD)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				CSS<30:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CSS	<23:16>			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable bi	t	U = Unimplem	ented bit, rea	ad as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	nown

bit 15 Unimplemented: Read as '0'

bit 14-0 CSS<30:16>: ADC Input Scan Selection bits

1 = Includes corresponding channel for input scan

0 = Skips channel for input scan

REGISTER 24-11: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER (LOW WORD)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			CSS	\$<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			CS	S<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable b	oit	U = Unimplem	ented bit, rea	d as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	'0' = Bit is cleared x = Bit is unknown			

bit 15-0 CSS<15:0>: ADC Input Scan Selection bits

1 = Includes corresponding channel for input scan

0 = Skips channel for input scan

REGISTER 24-12: AD1CTMENH: ADC1 CTMU ENABLE REGISTER (HIGH WORD)⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				CTMEN<30:24	>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
R/W-0	R/W-U	R/W-U			K/W-U	R/W-0	R/W-U
			CTME	N<23:16>			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	it	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow		nown	

bit 15-0 CTMEN<31:16>: CTMU Enabled During Conversion bits

1 = CTMU is enabled and connected to the selected channel during conversion

0 = CTMU is not connected to this channel

REGISTER 24-13: AD1CTMENL: ADC1 CTMU ENABLE REGISTER (LOW WORD)⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			СТМЕ	EN<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			CTM	EN<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unknown		

bit 15-0 **CTMEN<15:0>:** CTMU Enabled During Conversion bits

1 = CTMU is enabled and connected to the selected channel during conversion

0 = CTMU is not connected to this channel

Note 1: The actual number of channels available depends on which channels are implemented on a specific device; refer to the device data sheet for details. Unimplemented channels are read as '0'.

Note 1: The actual number of channels available depends on which channels are implemented on a specific device; refer to the device data sheet for details. Unimplemented channels are read as '0'.



EQUATION 24-1: ADC CONVERSION CLOCK PERIOD

$$TAD = TCY (ADCS + 1)$$

$$ADCS = \frac{TAD}{TCY} - 1$$

Note: Based on TCY = 2/FOSC; Doze mode and PLL are disabled.





NOTES:

25.0 TRIPLE COMPARATOR MODULE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "Scalable Comparator Module" (DS39734) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The triple comparator module provides three dual input comparators. The inputs to the comparator can be configured to use any one of five external analog inputs (CxINA, CxINB, CxINC, CxIND and VREF+) and a

voltage reference input from one of the internal band gap references or the comparator voltage reference generator (VBG, VBG/2, VBG/6 and CVREF).

The comparator outputs may be directly connected to the CxOUT pins. When the respective COE equals '1', the I/O pad logic makes the unsynchronized output of the comparator available on the pin.

A simplified block diagram of the module in shown in Figure 25-1. Diagrams of the possible individual comparator configurations are shown in Figure 25-2.

Each comparator has its own control register, CMxCON (Register 25-1), for enabling and configuring its operation. The output and event status of all three comparators is provided in the CMSTAT register (Register 25-2).



FIGURE 25-1: TRIPLE COMPARATOR MODULE BLOCK DIAGRAM





FIGURE 25-3: INDIVIDUAL COMPARATOR CONFIGURATIONS WHEN CREF = 1 AND CVREFP = 0





REGISTER 25-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3)

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0, HS	R-0, HSC
CEN	COE	CPOL	—	—		CEVT	COUT
bit 15		•					bit 8
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EVPOL1	EVPOL0	—	CREF			CCH1	CCH0
bit 7							bit 0
Legend:		HS = Hardware			vare Settable/		
R = Readab		W = Writable b	It	•	nented bit, rea		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15		rator Enable bit					
bit 15	-	arator Enable bit ator is enabled					
		ator is disabled					
bit 14	COE: Compa	arator Output Ena	able bit				
	•	ator output is pre		OUT pin			
	•	ator output is inte	-				
bit 13	-	parator Output P	-	it			
		ator output is inve ator output is not					
bit 12-10	-	nted: Read as '0					
bit 9	-	arator Event bit					
		ator event that is	defined by EVP	OL<1:0> has o	ccurred; subs	equent triggers	and interrupts
		bled until the bit i					
	-	ator event has no					
bit 8	-	parator Output bi	t				
	$\frac{\text{When CPOL}}{1 = \text{VIN} + > \text{V}}$						
	0 = VIN + < V						
	When CPOL						
	$1 = V_{\rm IN} + < V_{\rm IN}$						
bit 7 C	0 = VIN + > V		Interrunt Delerit	hy Coloct hite			
bit 7-6		Trigger/Event/ vevent/interrupt is	-	-	the comparate	or output (while	CEVT = 0
		/event/interrupt is					OLVI = 0)
	If CPOL	_ = 0 (non-inverte	ed polarity):				
	-	-low transition or	-				
		<u>1 = 1 (inverted po</u> high transition or					
		/event/interrupt is		transition of co	mnarator outr	Nut.	
		$_1 = 0$ (non-inverte	-			Jul.	
		high transition or					
		_ = 1 (inverted po	• •				
	-	-low transition or	-				
		/event/interrupt g		sabled			
bit 5	Unimplemer	nted: Read as '0					

REGISTER 25-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3) (CONTINUED)

- bit 4 **CREF:** Comparator Reference Select bits (non-inverting input)
 - 1 = Non-inverting input connects to the internal CVREF voltage
 - 0 = Non-inverting input connects to the CxINA pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Channel Select bits
 - 11 = Inverting input of the comparator connects to the internal selectable reference voltage specified by the CVREFM<1:0> bits in the CVRCON register
 - 10 = Inverting input of the comparator connects to the CxIND pin
 - 01 = Inverting input of the comparator connects to the CxINC pin
 - 00 = Inverting input of the comparator connects to the CxINB pin

REGISTER 25-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

R/W-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
CMIDL	—	—	—	—	C3EVT	C2EVT	C1EVT
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
—	—	—	—	—	C3OUT	C2OUT	C1OUT
bit 7							bit 0

Legend:	HSC = Hardware Setta	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15	CMIDL: Comparator Stop in Idle Mode bit
	 1 = Discontinues operation of all comparators when device enters Idle mode 0 = Continues operation of all enabled comparators in Idle mode
bit 14-11	Unimplemented: Read as '0'
bit 10	C3EVT: Comparator 3 Event Status bit (read-only)
	Shows the current event status of Comparator 3 (CM3CON<9>).
bit 9	C2EVT: Comparator 2 Event Status bit (read-only)
	Shows the current event status of Comparator 2 (CM2CON<9>).
bit 8	C1EVT: Comparator 1 Event Status bit (read-only)
	Shows the current event status of Comparator 1 (CM1CON<9>).
bit 7-3	Unimplemented: Read as '0'
bit 2	C3OUT: Comparator 3 Output Status bit (read-only)
	Shows the current output of Comparator 3 (CM3CON<8>).
bit 1	C2OUT: Comparator 2 Output Status bit (read-only)
	Shows the current output of Comparator 2 (CM2CON<8>).
bit 0	C1OUT: Comparator 1 Output Status bit (read-only)
	Shows the current output of Comparator 1 (CM1CON<8>).

NOTES:

26.0 COMPARATOR VOLTAGE REFERENCE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to "Dual Comparator Module" (DS39710) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

26.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 26-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR<3:0>), with one range offering finer resolution.

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.



FIGURE 26-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

REGISTER 26-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	CVREFP	CVREFM1	CVREFM0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	oit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown		iown		
bit 15-11	Unimplemen	ted: Read as ')'				
bit 10	CVREFP: Co	mparator Voltag	ge Reference	Select bit (valid	only when CR	EF is '1')	
		used as a refer					
1.1.0.0		R (4-bit DAC) wi		•		•	
bit 9-8		0>: Band Gap F				en CCH<1:0> =	11)
		ap voltage is pr ap voltage, divid				mparators	
	10 = Band g	ap voltage, divi	ded by six, is p	provided as an i	input to the cor		
	•	pin is provided a		-	s		
bit 7		nparator Voltage		nable bit			
		ircuit is powered ircuit is powered					
bit 6		nparator VREF C		bit			
		oltage level is o	-				
		oltage level is d			pin		
bit 5	CVRR: Comp	parator VREF Ra	nge Selection	bit			
		range should b					
		range should b			CVRSRC/32 ste	ep-size	
bit 4		nparator VREF S					
		ator reference sator reference s					
bit 3-0	•	Comparator VRE					
	When CVRR	•					
		 R<3:0>/24) ● (0	VRSRC)				
	When CVRR						
	CVRFF = 1/4	• (CVRSRC) + (C	VR<3:0>/32)	• (CVRSRC)			

27.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Charge Measurement Unit, refer to "Charge Time Measurement Unit (CTMU) with Threshold Detect" (DS39743) in the "dsPIC33/PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRM.

The Charge Time Measurement Unit (CTMU) is a flexible analog module that provides charge measurement, accurate differential time measurement between pulse sources and asynchronous pulse generation. Its key features include:

- Thirteen external edge input trigger sources
- Polarity control for each edge source
- Control of edge sequence
- Control of response to edge levels or edge transitions
- · Time measurement resolution of one nanosecond
- Accurate current source suitable for capacitive measurement

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock. The CTMU module is ideal for interfacing with capacitive-based touch sensors.

The CTMU is controlled through three registers: CTMUCON1, CTMUCON2 and CTMUICON. CTMUCON1 enables the module and controls the mode of operation of the CTMU, as well as controlling edge sequencing. CTMUCON2 controls edge source selection and edge source polarity selection. The CTMUICON register selects the current range of current source and trims the current.

27.1 Measuring Capacitance

The CTMU module measures capacitance by generating an output pulse with a width equal to the time between edge events on two separate input channels. The pulse edge events to both input channels can be selected from four sources: two internal peripheral modules (OC1 and Timer1) and up to 13 external pins (CTEDG1 through CTEDG13). This pulse is used with the module's precision current source to calculate capacitance according to the relationship:

EQUATION 27-1:

$$I = C \cdot \frac{dV}{dT}$$

For capacitance measurements, the ADC samples an external capacitor (CAPP) on one of its input channels after the CTMU output's pulse. A precision resistor (RPR) provides current source calibration on a second ADC channel. After the pulse ends, the converter determines the voltage on the capacitor. The actual calculation of capacitance is performed in software by the application.

Figure 27-1 illustrates the external connections used for capacitance measurements, and how the CTMU and ADC modules are related in this application. This example also shows the edge events coming from Timer1, but other configurations using external edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in **"Charge Time Measurement Unit (CTMU)"** (DS39724) in the *"dsPIC33/PIC24 Family Reference Manual"*.

FIGURE 27-1: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR CAPACITANCE MEASUREMENT



27.2 Measuring Time

Time measurements on the pulse width can be similarly performed using the ADC module's internal capacitor (CAD) and a precision resistor for current calibration. Figure 27-2 displays the external connections used for time measurements, and how the CTMU and ADC modules are related in this application. This example also shows both edge events coming from the external CTEDG pins, but other configurations using internal edge sources are possible.

27.3 Pulse Generation and Delay

The CTMU module can also generate an output pulse with edges that are not synchronous with the device's system clock. More specifically, it can generate a pulse with a programmable delay from an edge event input to the module. When the module is configured for pulse generation delay by setting the TGEN bit (CTMUCON1<12>), the internal current source is connected to the B input of Comparator 2. A capacitor (CDELAY) is connected to the Comparator 2 pin, C2INB, and the comparator voltage reference, CVREF, is connected to C2INA. CVREF is then configured for a specific trip point. The module begins to charge CDELAY when an edge event is detected. When CDELAY charges above the CVREF trip point, a pulse is output on CTPLS. The length of the pulse delay is determined by the value of CDELAY and the CVREF trip point.

Figure 27-3 illustrates the external connections for pulse generation, as well as the relationship of the different analog modules required. While CTED1 is shown as the input pulse source, other options are available. A detailed discussion on pulse generation with the CTMU module is provided in the "dsPIC33/ PIC24 Family Reference Manual".
FIGURE 27-2: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT



FIGURE 27-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION



R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CTMUEN	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	_	_		_	_	_			
bit 7							bit (
Legend:										
R = Readabl	e bit	W = Writable b	bit	U = Unimple	mented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown			
bit 15	CTMUEN: CT	MU Enable bit								
	1 = Module is enabled									
	0 = Module is	s disabled								
bit 14	Unimplemen	ted: Read as '0	,							
bit 13	CTMUSIDL: CTMU Stop in Idle Mode bit									
		ues module opera			dle mode					
bit 12	TGEN: Time Generation Enable bit									
	 1 = Enables edge delay generation 0 = Disables edge delay generation 									
bit 11	EDGEN: Edge Enable bit									
	1 = Edges are not blocked									
	0 = Edges are blocked									
bit 10	EDGSEQEN: Edge Sequence Enable bit									
	 1 = Edge 1 event must occur before Edge 2 event can occur 0 = No edge sequence is needed 									
	IDISSEN: Analog Current Source Control bit									
bit 9	-	-	urce Control b	oit						
bit 9	IDISSEN: Ana 1 = Analog c	-	utput is groun	ded						
bit 9 bit 8	IDISSEN: Ana 1 = Analog ci 0 = Analog ci	alog Current So urrent source or	utput is ground utput is not gro	ded						
	IDISSEN: Ana 1 = Analog cu 0 = Analog cu CTTRIG: CTM 1 = Trigger o	alog Current So urrent source ou urrent source ou /IU Trigger Con utput is enabled	utput is ground utput is not gro trol bit I	ded						
	IDISSEN: Ana 1 = Analog cu 0 = Analog cu CTTRIG: CTM 1 = Trigger o	alog Current So urrent source ou urrent source ou MU Trigger Con	utput is ground utput is not gro trol bit I	ded						

REGISTER 27-1: CTMUCON1: CTMU CONTROL REGISTER 1

EDG1STAT bit 8 U-0 — bit 0									
U-0									
—									
—									
bit 0									
bit 0									
wn									
EDG1SEL<3:0>: Edge 1 Source Select bits									
1111 = Edge 1 source is Comparator 3 output 1110 = Edge 1 source is Comparator 2 output									
1101 = Edge 1 source is Comparator 1 output									
1100 = Edge 1 source is IC3									
1011 = Edge 1 source is IC2									
1010 = Edge 1 source is IC1									
1001 = Edge 1 source is CTED8 1000 = Edge 1 source is CTED7 ⁽¹⁾									
Indicates the status of Edge 2 and can be written to control current source. 1 = Edge 2 has occurred									

REGISTER 27-2: CTMUCON2: CTMU CONTROL REGISTER 2

Note 1: Edge sources, CTED3, CTED7, CTED10 and CTED11, are available in 100-pin devices only.

REGISTER 27-2: CTMUCON2: CTMU CONTROL REGISTER 2 (CONTINUED)

bit 5-2 EDG2SEL<3:0>: Edge 2 Source Select bits 1111 = Edge 2 source is Comparator 3 output 1110 = Edge 2 source is Comparator 2 output 1101 = Edge 2 source is Comparator 1 output 1100 = Unimplemented Do not use 1011 = Edge 2 source is IC3 1010 = Edge 2 source is IC2 1001 = Edge 2 source is IC1 1000 = Edge 2 source is CTED13 0111 = Edge 2 source is CTED12 0110 = Edge 2 source is CTED11⁽¹⁾ 0101 = Edge 2 source is CTED10⁽¹⁾ 0100 = Edge 2 source is CTED9 0011 = Edge 2 source is CTED1 0010 = Edge 2 source is CTED2 0001 = Edge 2 source is OC1 0000 = Edge 2 source is Timer1 bit 1-0 Unimplemented: Read as '0'

Note 1: Edge sources, CTED3, CTED7, CTED10 and CTED11, are available in 100-pin devices only.

		D 444 A	-	5.1.1.0	-			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0	
bit 15							bit 8	
11.0			11.0	11.0			11.0	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
bit 7							bit C	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'		
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
	• 000001 = Minimum positive change from nominal current 000000 = Nominal current output specified by IRNG<1:0> 111111 = Minimum negative change from nominal current							
		laximum negativ	•		ıt			
bit 9-8	IRNG<1:0>: Current Source Range Select bits 11 = 100 × Base Current 10 = 10 × Base Current 01 = Base current level (0.55 μA nominal) 00 = 1000 × Base Current Unimplemented: Read as '0'							

REGISTER 27-3: CTMUICON: CTMU CURRENT CONTROL REGISTER

NOTES:

28.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the High/Low-Voltage Detect, refer
	to "High-Level Integration with
	Programmable High/Low-Voltage
	Detect (HLVD)" (DS39725) in the
	"dsPIC33/PIC24 Family Reference
	Manual". The information in this data sheet
	supersedes the information in the FRM.

The High/Low-Voltage Detect (HLVD) module is a programmable circuit that allows the user to specify both the device voltage trip point and the direction of change.

An interrupt flag is set if the device experiences an excursion past the trip point in the direction of change. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.

The HLVD Control register (see Register 28-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

FIGURE 28-1: HIGH/LOW-VOLTAGE DETECT (HLVD) MODULE BLOCK DIAGRAM



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
HLVDEN		HLSIDL	—	_		_	—			
bit 15				·			bit 8			
5444.0	D 444 A	-				54444	5444			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
VDIR	BGVST	IRVST		HLVDL3	HLVDL2	HLVDL1	HLVDL0			
bit 7							bit 0			
Legend:										
R = Readabl	e bit	W = Writable b	bit	U = Unimplem	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown			
bit 15	HLVDEN: Hi	gh/Low-Voltage	Detect Powe	r Enable bit						
	1 = HLVD is									
bit 14	0 = HLVD is		,							
bit 13	•	nted: Read as '0								
DIL 13	HLSIDL: HLVD Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode									
	 0 = Continues module operation when device enters the mode 									
bit 12-8	Unimpleme	nted: Read as '0	,							
bit 7	VDIR: Voltage Change Direction Select bit									
		curs when voltag								
bit 6	BGVST: Band Gap Voltage Stable Flag bit									
	1 = Indicates that the band gap voltage is stable									
		s that the band g								
bit 5	IRVST: Internal Reference Voltage Stable Flag bit 1 = Internal reference voltage is stable; the High-Voltage Detect logic generates the interrupt flag at the									
	specified voltage range									
		reference voltag					e the interrupt			
bit 4	Unimpleme	nted: Read as '0	,							
bit 3-0	HLVDL<3:0>	-: High/Low-Volta	age Detection	n Limit bits						
	1111 = External analog input is used (input comes from the HLVDIN pin)									
	1110 = Trip 1101 = Trip	Point 1 ⁽¹⁾								
	1101 - Trip $1100 = Trip$	Point 3 ⁽¹⁾								
	•									
	•									
	• 0100 = Trin	Point 11 ⁽¹⁾								
	0100 = Trip Point 11 ⁽¹⁾ 00xx = Unused									

REGISTER 28-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER



29.0 SPECIAL FEATURES

- **Note:** This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the following sections of the *"dsPIC33/PIC24 Family Reference Manual"*. The information in this data sheet supersedes the information in the FRMs.
 - "Watchdog Timer (WDT)" (DS39697)
 - "High-Level Device Integration" (DS39719)
 - "Programming and Diagnostics" (DS39716)

PIC24FJ128GA310 family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™]
- In-Circuit Emulation

29.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location, F80000h. A detailed explanation of the various bit functions is provided in Register 29-1 through Register 29-6.

Note that address, F80000h, is beyond the user program memory space. In fact, it belongs to the configuration memory space (800000h-FFFFFFh) which can only be accessed using Table Reads and Table Writes.

29.1.1 CONSIDERATIONS FOR CONFIGURING PIC24FJ128GA310 FAMILY DEVICES

In PIC24FJ128GA310 family devices, the Configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the three words at the top of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 29-1. These are packed representations of the actual device Configuration bits, whose actual locations are distributed among several locations in configuration space. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets.

Note: Configuration data is reloaded on all types of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The upper byte of all Flash Configuration Words in program memory should always be '0000 0000'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '0's to these locations has no effect on device operation.

Note: Performing a page erase operation on the last page of program memory clears the Flash Configuration Words, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

TABLE 29-1: FLASH CONFIGURATION WORD LOCATIONS FOR PIC24FJ128GA310 FAMILY DEVICES

Device	Configuration Word Addresses						
Device	1	2	3	4			
PIC24FJ64GA3XX	ABFEh	ABFCh	ABFAh	ABF8h			
PIC24FJ128GA3XX	157FEh	157FCh	157FAh	157F8h			

REGISTER 29-1: CW1: FLASH CONFIGURATION WORD 1

| U-1 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| — | — | — | — | — | | — | — |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| r-x | R/PO-1 |
| r | JTAGEN | GCP | GWRP | DEBUG | LPCFG | ICS1 | ICS0 |
| bit 15 | | | | | | | bit 8 |

R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
WINDIS	FWDTEN1	FWDTEN0	FWPSA	WDTPS3	WDTPS2	WDTPS1	WDTPS0
bit 7							bit 0

Legend:	r = Reserved bit	PO = Program once bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-16	Unimplemented: Read as '1'
bit 15	Reserved: The value is unknown; program as '0'
bit 14	JTAGEN: JTAG Port Enable bit
	1 = JTAG port is enabled0 = JTAG port is disabled
bit 13	GCP: General Segment Program Memory Code Protection bit
	 1 = Code protection is disabled 0 = Code protection is enabled for the entire program memory space
bit 12	GWRP: General Segment Code Flash Write Protection bit
	 1 = Writes to program memory are allowed 0 = Writes to program memory are not allowed
bit 11	DEBUG: Background Debugger Enable bit
	 1 = Device resets into Operational mode 0 = Device resets into Debug mode
bit 10	LPCFG : Low-Voltage/Retention Regulator Configuration bit
	 1 = Low-voltage/retention regulator is always disabled 0 = Low-power, low-voltage/retention regulator is enabled and controlled in firmware by the RETEN bit
bit 9-8	ICS<1:0>: Emulator Pin Placement Select bits
	11 = Emulator functions are shared with PGEC1/PGED1
	10 = Emulator functions are shared with PGEC2/PGED2 01 = Emulator functions are shared with PGEC3/PGED3
	00 = Reserved; do not use
bit 7	WINDIS: Windowed Watchdog Timer Disable bit
	 1 = Standard Watchdog Timer is enabled 0 = Windowed Watchdog Timer is enabled; (FWDTEN<1:0> must not be '00')
bit 6-5	FWDTEN<1:0>: Watchdog Timer Configuration bits
	11 = WDT is always enabled; SWDTEN bit has no effect
	10 = WDT is enabled and controlled in firmware by the SWDTEN bit 01 = WDT is enabled only in Run mode and disabled in Sleep modes; SWDTEN bit is disabled
	00 = WDT is disabled; SWDTEN bit is disabled

REGISTER 29-1: CW1: FLASH CONFIGURATION WORD 1 (CONTINUED)

- bit 4 FWPSA: WDT Prescaler Ratio Select bit
 - 1 = Prescaler ratio of 1:128
 - 0 = Prescaler ratio of 1:32
- bit 3-0 WDTPS<3:0>: Watchdog Timer Postscaler Select bits
 - 1111 = 1:32,768 1110 = 1:16,384 1101 **= 1:8,192** 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:1,024 1001 = 1:512 1000 = 1:256 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:8 0010 = 1:4 0001 = 1:2 0000 = 1:1

REGISTER 29-2: CW2: FLASH CONFIGURATION WORD 2

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1			
_	—	—	—	—	—	—				
bit 23	÷						bit 16			
R/PO-1	r-1	r-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1			
IESO	r	r	ALTVRF1	ALTVRF0	FNOSC2	FNOSC1	FNOSC0			
bit 15							bit 8			
R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	r-1	R/PO-1	R/PO-1			
FCKSM1	FCKSM0	OSCIOFCN	IOL1WAY	BOREN1	r	POSCMD1	POSCMD0			
bit 7							bit 0			
Legend:		r = Reserved I		PO = Prograr						
R = Readabl		W = Writable I	bit		nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 23-16	-	ted: Read as '1								
bit 15		IESO: Internal External Switchover bit								
	 I = IESO mode (Two-Speed Start-up) is enabled IESO mode (Two-Speed Start-up) is disabled 									
bit 14-13		ways maintain a		Cabica						
bit 12-11				Selection hits						
	ALTVRF<1:0>: Alternate VREF/CVREF Pins Selection bits 00 = Comparator Voltage reference input VREF+ is RB0, VREF- is RB1, ADC VREF+ is RB0 and									
	ADC VREF- is RB1									
	01 = Comparator Voltage reference input VREF+ is RB0, VREF- is RB1, ADC VREF+ is RA10 and									
	ADC VREF- is RA9 10 = Comparator Voltage reference input VREF+ is RA10, VREF- is RA9, ADC VREF+ is RB0 and									
	ADC VREF- is RB1									
		rator Voltage re REF- is RA9	ference input	VREF+ is RA1	0, VREF- is RA	19, ADC VREF	is RA10 and			
bit 10-8	FNOSC<2:0>	: Initial Oscillate	or Select bits							
	111 = Fast RC Oscillator with Postscaler (FRCDIV)									
	110 = Reserved									
	101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC)									
	011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)									
		ry Oscillator (XT		and DLL are advit						
	001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL) 000 = Fast RC Oscillator (FRC)									
bit 7-6			-	afe Clock Monit	tor Configuratio	n bits				
	FCKSM<1:0>: Clock Switching and Fail-Safe Clock Monitor Configuration bits 1x = Clock switching and Fail-Safe Clock Monitor are disabled									
	01 = Clock sv	witching is enab	led, Fail-Safe	Clock Monitor	is disabled					
		witching is enab		Clock Monitor	is enabled					
bit 5		OSCO Pin Con	0							
		<u>1:0> = 11 or 00</u> LKO/RC15 func		$\int (E_{OSC}/2)$						
		LKO/RC15 lunc		. ,						
		1:0> = 10 or 01	-	(/						
		nas no effect on		/RC15.						

REGISTER 29-2: CW2: FLASH CONFIGURATION WORD 2 (CONTINUED)

bit 4	IOL1WAY: IOLOCK One-Way Set Enable bit
	1 = The IOLOCK bit (OSCCON<6>) can be set once, provided the unlock sequence has been completed. Once set, the Peripheral Pin Select registers cannot be written to a second time.
	 0 = The IOLOCK bit can be set and cleared as needed, provided the unlock sequence has been completed
bit 3	BOREN1: BOR Override bit
	This bit should be set/cleared based on the BOREN (CW3<12>) setting. 1 = BOR is enabled (CW3<12>, BOREN = 1) 0 = BOR is disabled (CW3<12>, BOREN = 0) Allowed Combinations are Shown Below: <u>BOREN (CW3<12>), BOREN1 (CW2<3>):</u> 11 = BOR is enabled 10 = Reserved 01 = Reserved 00 = BOR is disabled
bit 2	Reserved: Always maintain as '1'
bit 1-0	POSCMD<1:0>: Primary Oscillator Configuration bits
	 11 = Primary Oscillator mode is disabled 10 = HS Oscillator mode is selected 01 = XT Oscillator mode is selected

00 = EC Oscillator mode is selected

REGISTER 29-3: CW3: FLASH CONFIGURATION WORD 3

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
—	—	—	—	—	—	—	—
bit 23 bit 16							

R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	r-1	R/PO-1
WPEND	WPCFG	WPDIS	BOREN	WDTWIN1	WDTWIN0	r	SOSCSEL
bit 15							bit 8

R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
VBTBOR	WPFP6 ⁽³⁾	WPFP5	WPFP4	WPFP3	WPFP2	WPFP1	WPFP0
bit 7							bit 0

Legend:	r = Reserved bit	PO = Program once bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-16	Unimplemented: Read as '1'
bit 15	WPEND: Segment Write Protection End Page Select bit
	1 = Protected code segment upper boundary is at the last page of program memory; the lower boundary is the code page specified by WPFP<6:0>
	 Protected code segment lower boundary is at the bottom of the program memory (000000h); upper boundary is the code page specified by WPFP<6:0>
bit 14	WPCFG: Configuration Word Code Page Write Protection Select bit
	 1 = Last page (at the top of program memory) and Flash Configuration Words are not write-protected⁽¹⁾ 0 = Last page and Flash Configuration Words are write-protected provided WPDIS = 0
bit 13	WPDIS: Segment Write Protection Disable bit
	1 = Segmented code protection is disabled
	 0 = Segmented code protection is enabled; protected segment is defined by the WPEND, WPCFG and WPFPx Configuration bits
bit 12	BOREN: Brown-out Reset Enable bit (also see CW2<3> BOREN1)
	1 = BOR is enabled (all modes except Deep Sleep) (BOREN1 = 1)
	0 = BOR is disabled
	Allowed Combinations are Shown Below: BOREN (CW3<12>). BOREN1 (CW2<3>):
	$\frac{BOREN(GWS < 12 -). BOREN (GW2 < 3 -).}{11 = BOR is enabled}$
	10 = Reserved
	01 = Reserved
	00 = BOR is disabled (BOREN1 = 0)
bit 11-10	WDTWIN<1:0>: Watchdog Timer Window Width Select bits
	11 = 25%
	10 = 37.5% 01 = 50%
	01 = 30% 00 = 75%
bit 9	Reserved: Always maintain as '1'
Note 1:	Regardless of WPCFG status, if WPEND = 1 or if WPFPx corresponds to the Configuration Word page, the Configuration Word page is protected.
2:	Ensure that the SCLKI pin is made a digital input while using this configuration (see Table 11-1).
3:	For the 62K devices: PIC24FJ64GA310, PIC24FJ64GA308 and PIC24FJ64GA306, bit 6 should be

DS30009996G-page 338

maintained as '0'.

REGISTER 29-3: CW3: FLASH CONFIGURATION WORD 3 (CONTINUED)

- bit 8 SOSCSEL: SOSC Selection bit
 - 1 = SOSC circuit is selected
 - 0 = Digital (SCLKI) mode⁽²⁾
- bit 7 **VBTBOR:** VBAT BOR Enable bit
 - 1 = VBAT BOR is enabled
 - 0 = VBAT BOR is disabled

bit 6-0 WPFP<6:0>: Write-Protected Code Segment Boundary Page bits⁽³⁾

Designates the 256 instruction words page boundary of the protected code segment.

If WPEND = 1:

Specifies the lower page boundary of the code-protected segment; the last page being the last implemented page in the device.

If WPEND = 0:

Specifies the upper page boundary of the code-protected segment; Page 0 being the lower boundary.

- **Note 1:** Regardless of WPCFG status, if WPEND = 1 or if WPFPx corresponds to the Configuration Word page, the Configuration Word page is protected.
 - 2: Ensure that the SCLKI pin is made a digital input while using this configuration (see Table 11-1).
 - **3:** For the 62K devices: PIC24FJ64GA310, PIC24FJ64GA308 and PIC24FJ64GA306, bit 6 should be maintained as '0'.

REGISTER 29-4: CW4: FLASH CONFIGURATION WORD 4

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
—			—		—	—	—
bit 23							bit 16
r-1	r-1	r-1	r-1	r-1	r-1	r-1	R/PO-1
r	r	r	r	r	r	r	DSSWEN
bit 15							bit 8
R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
DSWDTEN	DSBOREN	DSWDTOSC	DSWDPS4	DSWDPS3	DSWDPS2	DSWDPS1	DSWDPS0
bit 7							bit 0

Legend:	r = Reserved bit	PO = Program once bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

bit 23-16	Unimplemented: Read as '1'
bit 15-9	Reserved: Read as '1'
bit 8	DSSWEN: Deep Sleep Software Control Select bit
	1 = Deep Sleep operation is enabled and controlled by the DSEN bit0 = Deep Sleep operation is disabled
bit 7	DSWDTEN: Deep Sleep Watchdog Timer Enable bit
	1 = Deep Sleep WDT is enabled0 = Deep Sleep WDT is disabled
bit 6	DSBOREN: Deep Sleep Brown-out Reset Enable bit
	1 = BOR is enabled in Deep Sleep mode0 = BOR is disabled in Deep Sleep mode (remains active in other Sleep modes)
bit 5	DSWDTOSC: Deep Sleep Watchdog Timer Clock Select bit
	1 = Clock source is LPRC
	0 = Clock source is SOSC

REGISTER 29-4: CW4: FLASH CONFIGURATION WORD 4 (CONTINUED)

- bit 4-0 **DSWDPS<4:0>:** Deep Sleep Watchdog Timer Postscaler Select bits
 - 11111 = 1:68,719,476,736 (25.7 days) 11110 = 1:34,359,738,368(12.8 days) 11101 = 1:17,179,869,184 (6.4 days) 11100 = 1:8,589,934592 (77.0 hours) 11011 = 1:4,294,967,296 (38.5 hours) 11010 = 1:2,147,483,648 (19.2 hours) 11001 = 1:1,073,741,824 (9.6 hours) 11000 = 1:536,870,912 (4.8 hours) 10111 = 1:268,435,456 (2.4 hours) 10110 = 1:134,217,728 (72.2 minutes) 10101 = 1:67,108,864 (36.1 minutes) 10100 = 1:33,554,432 (18.0 minutes) 10011 = 1:16,777,216 (9.0 minutes) 10010 = 1:8,388,608 (4.5 minutes) 10001 = 1:4,194,304 (135.3 s)10000 = 1:2,097,152 (67.7 s) 01111 = 1:1,048,576 (33.825 s) 01110 = 1:524,288 (16.912 s) 01101 = 1:262,114 (8.456 s)01100 = 1:131,072 (4.228 s) 01011 = 1:65,536 (2.114 s)01010 = 1:32,768 (1.057 s) 01001 = 1:16,384 (528.5 ms) 01000 = 1:8,192 (264.3 ms) 00111 = 1:4,096 (132.1 ms)00110 = 1:2,048 (66.1 ms) 00101 = 1:1,024 (33 ms) 00100 = 1:512 (16.5 ms) 00011 = 1:256 (8.3 ms) 00010 = 1:128 (4.1 ms) 00001 = 1:64 (2.1 ms)00000 = 1:32 (1 ms)

REGISTER 29-5: DEVID: DEVICE ID REGISTER

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
_	—	—	—	—	—	—	—
bit 23							bit 16
R	R	R	R	R	R	R	R
FAMID7	FAMID6	FAMID5	FAMID4	FAMID3	FAMID2	FAMID1	FAMID0
bit 15							bit 8
R	R	R	R	R	R	R	R
DEV7	DEV6	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0
bit 7							bit 0
Legend: F	R = Readable bit			U = Unimplem	nented bit		
bit 23-16	Unimplemen	ted: Read as ':	1'				
bit 15-8	FAMID<7:0>:	Device Family	Identifier bits				
	0100 0110 = PIC24FJ128GA310 family						
bit 7-0	DEV<7:0>: Individual Device Identifier bits						
1100 0000 = PIC24FJ64GA306							
		PIC24FJ1280					
		PIC24FJ64G					

- 1100 0100 = PIC24FJ04GA308 1100 0110 = PIC24FJ128GA308
- 1100 1000 = PIC24FJ64GA310
- 1100 1010 = PIC24FJ128GA310

REGISTER 29-6: DEVREV: DEVICE REVISION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	—	_	_
bit 23		•		•			bit 16
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R	R	R	R
—	—	—	—		REV<	<3:0>	
bit 7		•					bit 0
Legend: R = Readable bit U = Unimplemented bit							
•							, ,

bit 23-4 Unimplemented: Read as '0'

bit 3-0 **REV<3:0>:** Device revision identifier bits

29.2 On-Chip Voltage Regulator

All PIC24FJ128GA310 family devices power their core digital logic at a nominal 1.8V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24FJ128GA310 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

This regulator is always enabled. It provides a constant voltage (1.8V nominal) to the digital core logic, from a VDD of about 2.1V all the way up to the device's VDDMAX. It does not have the capability to boost VDD levels. In order to prevent "brown-out" conditions when the voltage drops too low for the regulator, the Brown-out Reset occurs. Then the regulator output follows VDD with a typical voltage drop of 300 mV.

A low-ESR capacitor (such as ceramic) must be connected to the VCAP pin (Figure 29-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor (CEFC) is provided in **Section 32.1 "DC Characteristics"**.

FIGURE 29-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



29.2.1 ON-CHIP REGULATOR AND POR

The voltage regulator takes approximately 10 μ s for it to generate output. During this time, designated as TVREG, code execution is disabled. TVREG is applied every time the device resumes operation after any power-down, including Sleep mode. TVREG is determined by the status of the VREGS bit (RCON<8>) and the WDTWINx Configuration bits (CW3<11:10>). Refer to Section 32.0 "Electrical Characteristics" for more information on TVREG.

Note: For more information, see Section 32.0 "Electrical Characteristics". The information in this data sheet supersedes the information in the FRM.

29.2.2 VOLTAGE REGULATOR STANDBY MODE

The on-chip regulator always consumes a small incremental amount of current over IDD/IPD, including when the device is in Sleep mode, even though the core digital logic does not require power. To provide additional savings in applications where power resources are critical, the regulator can be made to enter Standby mode on its own whenever the device goes into Sleep mode. This feature is controlled by the VREGS bit (RCON<8>). Clearing the VREGS bit enables the Standby mode. When waking up from Standby mode, the regulator needs to wait for TVREG to expire before wake-up.

29.2.3 LOW-VOLTAGE/RETENTION REGULATOR

When power-saving modes, such as Sleep and Deep Sleep are used, PIC24FJ128GA310 family devices may use a separate low-power, low-voltage/retention regulator to power critical circuits. This regulator, which operates at 1.2V nominal, maintains power to data RAM and the RTCC while all other core digital logic is powered down. It operates only in Sleep, Deep Sleep and VBAT modes.

The low-voltage/retention regulator is described in more detail in Section 10.1.3 "Low-Voltage/Retention Regulator".

29.3 Watchdog Timer (WDT)

For PIC24FJ128GA310 family devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 31 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT Time-out period (TWDT) of 1 ms in 5-bit mode or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPS<3:0> Configuration bits (CW1<3:0>), which allows the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler time-out periods, ranging from 1 ms to 131 seconds, can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE (RCON<3:2>) bits will need to be cleared in software after the device wakes up. The WDT Flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note:	The CLRWDT and PWRSAV instructions						
	clear the prescaler and postscaler counts						
	when executed.						

29.3.1 WINDOWED OPERATION

The Watchdog Timer has an optional Fixed Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last 1/4 of the programmed WDT period. A CLRWDT instruction executed before that window causes a WDT Reset, similar to a WDT time-out.

Windowed WDT mode is enabled by programming the WINDIS Configuration bit (CW1<7>) to '0'.

29.3.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN<1:0> Configuration bits. When the Configuration bits, FWDTEN<1:0> = 11, the WDT is always enabled.

The WDT can be optionally controlled in software when the Configuration bits, FWDTEN<1:0> = 10. When FWDTEN<1:0> = 00, the Watchdog Timer is always disabled. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.



FIGURE 29-2: WDT BLOCK DIAGRAM

29.4 Program Verification and Code Protection

PIC24FJ128GA310 family devices provide two complimentary methods to protect application code from overwrites and erasures. These also help to protect the device from inadvertent configuration changes during run time.

29.4.1 GENERAL SEGMENT PROTECTION

For all devices in the PIC24FJ128GA310 family, the on-chip program memory space is treated as a single block, known as the General Segment (GS). Code protection for this block is controlled by one Configuration bit, GCP. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.

Write protection is controlled by the GWRP bit in the Configuration Word. When GWRP is programmed to '0', internal write and erase operations to program memory are blocked.

29.4.2 CODE SEGMENT PROTECTION

In addition to global General Segment protection, a separate subrange of the program memory space can be individually protected against writes and erases. This area can be used for many purposes where a separate block of write and erase-protected code is needed, such as bootloader applications. Unlike common boot block implementations, the specially protected segment in the PIC24FJ128GA310 family devices can be located by the user anywhere in the program space and configured in a wide range of sizes.

Code segment protection provides an added level of protection to a designated area of program memory by disabling the NVM safety interlock whenever a write or erase address falls within a specified range. It does not override General Segment protection controlled by the GCP or GWRP bits. For example, if GCP and GWRP are enabled, enabling segmented code protection for the bottom half of program memory does not undo General Segment protection for the top half.

The size and type of protection for the segmented code range are configured by the WPFPx, WPEND, WPCFG and WPDIS bits in Configuration Word 3. Code segment protection is enabled by programming the WPDIS bit (= 0). The WPFPx bits specify the size of the segment to be protected by specifying the 512-word code page that is the start or end of the protected segment. The specified region is inclusive, therefore, this page will also be protected.

The WPEND bit determines if the protected segment uses the top or bottom of the program space as a boundary. Programming WPEND (= 0) sets the bottom of program memory (000000h) as the lower boundary of the protected segment. Leaving WPEND unprogrammed (= 1) protects the specified page through the last page of implemented program memory, including the Configuration Word locations.

A separate bit, WPCFG, is used to protect the last page of program space, including the Flash Configuration Words. Programming WPCFG (= 0) protects the last page in addition to the pages selected by the WPEND and WPFP<6:0> bits setting. This is useful in circumstances where write protection is needed for both the code segment in the bottom of the memory and the Flash Configuration Words.

The various options for segment code protection are shown in Table 29-2.

Segmen	Segment Configuration Bits		Write/Erase Protection of Code Segment					
WPDIS	WPEND	WPCFG	White/Liase Protection of Code Segment					
1	x	x	No additional protection is enabled; all program memory protection is configured by GCP and GWRP.					
0	1	х	Addresses from the first address of the code page are defined by WPFP<6:0> through the end of implemented program memory (inclusive); erase/write-protected, including Flash Configuration Words.					
0	0	1	Address, 000000h through the last address of the code page, is defined by WPFP<6:0> (inclusive); erase/write-protected.					
0	0	0	Address, 000000h through the last address of the code page, is defined by WPFP<6:0> (inclusive); erase/write-protected and the last page, including Flash Configuration Words, are erase/write-protected.					

TABLE 29-2: CODE SEGMENT PROTECTION CONFIGURATION OPTIONS

29.4.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers are protected against inadvertent or unwanted changes or reads in two ways. The primary protection method is the same as that of the RP registers – shadow registers contain a complimentary value which is constantly compared with the actual value.

To safeguard against unpredictable events, Configuration bit changes resulting from individual cell level disruptions (such as ESD events) will cause a parity error and trigger a device Reset.

The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the GCP bit is set, the source data for device configuration is also protected as a consequence. Even if General Segment protection is not enabled, the device configuration can be protected by using the appropriate code segment protection setting.

29.5 JTAG Interface

PIC24FJ128GA310 family devices implement a JTAG interface, which supports boundary scan device testing.

29.6 In-Circuit Serial Programming

PIC24FJ128GA310 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGECx) and data (PGEDx), and three other lines for power (VDD), ground (VSS) and MCLR. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

29.7 In-Circuit Debugger

When MPLAB[®] ICD 3 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pins.

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, VSS and the PGECx/PGEDx pin pair designated by the ICSx Configuration bits. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

30.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

30.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window
- Project-Based Workspaces:
- · Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions
- File History and Bug Tracking:
- · Local file history feature
- Built-in support for Bugzilla issue tracker

30.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

30.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

30.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

30.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

30.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

30.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

30.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

30.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

30.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

30.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

30.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

31.0 INSTRUCTION SET SUMMARY

Note: This chapter is a brief summary of the PIC24F Instruction Set Architecture (ISA) and is not intended to be a comprehensive reference source.

The PIC24F instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

Table 31-1 shows the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 31-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register, 'Wb', without any address modifier
- The second source operand, which is typically a register, 'Ws', with or without an address modifier
- The destination of the result, which is typically a register, 'Wd', with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value, 'f'
- The destination, which could either be the file register, 'f', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register, 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register, 'Wb', without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register, 'Wd', with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the Table Read and Table Write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter (PC) is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all Table Reads and Table Writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

TABLE 31-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.W	Word mode selection (default)
bit4	4-bit Bit Selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0000h1FFFh}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016383}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388607}; LSB must be '0'
None	Field does not require an entry, may be blank
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal \in {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register \in { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor Working register pair (direct addressing)
Wn	One of 16 Working registers ∈ {W0W15}
Wnd	One of 16 Destination Working registers ∈ {W0W15}
Wns	One of 16 Source Working registers ∈ {W0W15}
WREG	W0 (Working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
ADD	ADD	f	f = f + WREG	1	1	C, DC, N, OV, Z
	ADD	f,WREG	WREG = f + WREG	1	1	C, DC, N, OV, Z
	ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C, DC, N, OV, Z
	ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C, DC, N, OV, Z
	ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C, DC, N, OV, Z
ADDC	ADDC	f	f = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,#lit5,Wd	Wd = Wb + Iit5 + (C)	1	1	C, DC, N, OV, Z
AND	AND	f	f = f .AND. WREG	1	1	N, Z
	AND	f,WREG	WREG = f .AND. WREG	1	1	N, Z
	AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N, Z
	AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N, Z
	AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N, Z
ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C, N, OV, Z
	ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N, Z
	ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N, Z
BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
	BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
	BRA	GE, Expr	Branch if Greater than or Equal	1	1 (2)	None
	BRA	GEU, Expr	Branch if Unsigned Greater than or Equal	1	1 (2)	None
	BRA	GT, Expr	Branch if Greater than	1	1 (2)	None
	BRA	GTU, Expr	Branch if Unsigned Greater than	1	1 (2)	None
	BRA	LE, Expr	Branch if Less than or Equal	1	1 (2)	None
	BRA	LEU, Expr	Branch if Unsigned Less than or Equal	1	1 (2)	None
	BRA	LT, Expr	Branch if Less than	1	1 (2)	None
	BRA		Branch if Unsigned Less than	1	1 (2)	None
	BRA	LTU, Expr	Branch if Negative	1		None
		N, Expr	Branch if Not Carry	1	1 (2)	None
	BRA	NC, Expr			1 (2)	
	BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None None
	BRA	NOV,Expr	Branch if Not Overflow	1	1 (2)	
	BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
	BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
	BRA	Expr	Branch Unconditionally	1	2	None
	BRA	Z,Expr	Branch if Zero	1	1 (2)	None
	BRA	Wn	Computed Branch	1	2	None
BSET	BSET	f,#bit4	Bit Set f	1	1	None
	BSET	Ws,#bit4	Bit Set Ws	1	1	None
BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
	BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
	BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
	BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None

TABLE 31-2:	INSTRUCTION SET OVERVIEW

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
	BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
BTST	BTST	f,#bit4	Bit Test f	1	1	Z
	BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
	BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
	BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
	BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
	BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
	BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
CALL	CALL	lit23	Call Subroutine	2	2	None
	CALL	Wn	Call Indirect Subroutine	1	2	None
CLR	CLR	f	f = 0x0000	1	1	None
	CLR	WREG	WREG = 0x0000	1	1	None
	CLR	Ws	Ws = 0x0000	1	1	None
CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO, Sleep
СОМ	СОМ	f	f = f	1	1	N, Z
	СОМ	f,WREG	WREG = f	1	1	N, Z
	COM	Ws,Wd	Wd = Ws	1	1	N, Z
CP	CP	f	Compare f with WREG	1	1	C, DC, N, OV, 2
01	CP	Wb,#lit5	Compare Wb with lit5	1	1	C, DC, N, OV, 2
	CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C, DC, N, OV, Z
CP0	CP0	f	Compare f with 0x0000	1	1	C, DC, N, OV, Z
CFU	CP0	Ws	Compare Ws with 0x0000	1	1	C, DC, N, OV, 2
СРВ	CPB	f	Compare f with WREG, with Borrow	1	1	C, DC, N, OV, Z
010	CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C, DC, N, OV, 2
	CPB	Wb,Ws	Compare Wb with Ws, with Borrow	1	1	C, DC, N, OV, 2
			$(Wb - Ws - \overline{C})$			
CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None
CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, Skip if >	1	1 (2 or 3)	None
CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None
CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, Skip if ≠	1	1 (2 or 3)	None
DAW	DAW.B	Wn	Wn = Decimal Adjust Wn	1	1	С
DEC	DEC	f	f = f -1	1	1	C, DC, N, OV, 2
	DEC	f,WREG	WREG = f –1	1	1	C, DC, N, OV, 2
	DEC	Ws,Wd	Wd = Ws - 1	1	1	C, DC, N, OV, 2
DEC2	DEC2	f	f = f - 2	1	1	C, DC, N, OV, Z
	DEC2	f,WREG	WREG = $f - 2$	1	1	C, DC, N, OV, 2
	DEC2	Ws,Wd	Wd = Ws - 2	1	1	C, DC, N, OV, 2
DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None
DIV	DIV.SW	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UW	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N, Z, C, OV
EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С

GOTO			-	Words	Cycles	Affected
TNG	GOTO	Expr	Go to Address	2	2	None
TNO	GOTO	Wn	Go to Indirect	1	2	None
INC	INC	f	f = f + 1	1	1	C, DC, N, OV, Z
	INC	f,WREG	WREG = f + 1	1	1	C, DC, N, OV, Z
	INC	Ws,Wd	Wd = Ws + 1	1	1	C, DC, N, OV, Z
INC2	INC2	f	f = f + 2	1	1	C, DC, N, OV, Z
	INC2	f,WREG	WREG = f + 2	1	1	C, DC, N, OV, Z
	INC2	Ws,Wd	Wd = Ws + 2	1	1	C, DC, N, OV, Z
IOR	IOR	f	f = f .IOR. WREG	1	1	N, Z
	IOR	f,WREG	WREG = f .IOR. WREG	1	1	N, Z
	IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N, Z
	IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N, Z
	IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N, Z
LNK	LNK	#lit14	Link Frame Pointer	1	1	None
LSR	LSR	f	f = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	f,WREG	WREG = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C, N, OV, Z
	LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N, Z
	LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N, Z
MOV	MOV	f,Wn	Move f to Wn	1	1	None
	MOV	[Wns+Slit10],Wnd	Move [Wns+Slit10] to Wnd	1	1	None
	MOV	f	Move f to f	1	1	N, Z
	MOV	f,WREG	Move f to WREG	1	1	N, Z
	MOV	#lit16,Wn	Move 16-bit Literal to Wn	1	1	None
	MOV.b	#lit8,Wn	Move 8-bit Literal to Wn	1	1	None
	MOV	Wn,f	Move Wn to f	1	1	None
	MOV	Wns,[Wns+Slit10]	Move Wns to [Wns+Slit10]	1	1	
	MOV	Wso,Wdo	Move Ws to Wd	1	1	None
	MOV	WREG, f	Move WREG to f	1	1	N, Z
	MOV.D	Wns,Wd	Move Double from W(ns):W(ns+1) to Wd	1	2	None
	MOV.D	Ws,Wnd	Move Double from Ws to W(nd+1):W(nd)	1	2	None
MUL	MUL.SS	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Signed(Ws)	1	1	None
	MUL.SU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(Ws)	1	1	None
	MUL.US	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Signed(Ws)	1	1	None
	MUL.UU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(Ws)	1	1	None
	MUL.SU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(lit5)	1	1	None
	MUL.UU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(lit5)	1	1	None
	MUL	f	W3:W2 = f * WREG	1	1	None
NEG	NEG	f	$f = \overline{f} + 1$	1	1	C, DC, N, OV, Z
-	NEG	f,WREG	WREG = \overline{f} + 1	1	1	C, DC, N, OV, Z
	NEG		$Wd = \overline{Ws} + 1$	1	1	C, DC, N, OV, Z
NOP		Ws,Wd	No Operation	1	1	None
NOL	NOP		No Operation	1	1	None
POP	NOPR	f	Pop f from Top-of-Stack (TOS)	1	1	None
FUP	POP		Pop from Top-of-Stack (TOS)	1	1	None
		Wdo	Pop from Top-of-Stack (TOS) to Wdo		2	
	POP.D	Wnd		1		None
DUGU	POP.S	£	Pop Shadow Registers	1	1	
PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
	PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
	PUSH.D PUSH.S	Wns	Push W(ns):W(ns+1) to Top-of-Stack (TOS) Push Shadow Registers	1	2	None None

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO, Sleep
RCALL	RCALL	Expr	Relative Call	1	2	None
	RCALL	Wn	Computed Call	1	2	None
REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
RESET	RESET		Software Device Reset	1	1	None
RETFIE	RETFIE		Return from Interrupt	1	3 (2)	None
RETLW	RETLW	#lit10,Wn	Return with Literal in Wn	1	3 (2)	None
RETURN	RETURN		Return from Subroutine	1	3 (2)	None
RLC	RLC	f	f = Rotate Left through Carry f	1	1	C, N, Z
	RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C, N, Z
	RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C, N, Z
RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N, Z
RRC	RRC	f	f = Rotate Right through Carry f	1	1	C, N, Z
	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C, N, Z
	RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C, N, Z
RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N, Z
SE	SE	Ws,Wnd	Wnd = Sign-Extended Ws	1	1	C, N, Z
SETM	SETM	f	f = FFFFh	1	1	None
	SETM	WREG	WREG = FFFFh	1	1	None
	SETM	Ws	Ws = FFFFh	1	1	None
SL	SL	f	f = Left Shift f	1	1	C, N, OV, Z
	SL	f,WREG	WREG = Left Shift f	1	1	C, N, OV, Z
	SL	Ws,Wd	Wd = Left Shift Ws	1	1	C, N, OV, Z
	SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N, Z
	SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N, Z
SUB	SUB	f	f = f – WREG	1	1	C, DC, N, OV, Z
	SUB	f,WREG	WREG = f – WREG	1	1	C, DC, N, OV, Z
	SUB	#lit10,Wn	Wn = Wn – lit10	1	1	C, DC, N, OV, Z
	SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C, DC, N, OV, Z
	SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C, DC, N, OV, Z
SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	f,WREG	WREG = f – WREG – (\overline{C})	1	1	C, DC, N, OV, Z
	SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB		$Wd = Wb - Ws - (\overline{C})$	1	1	C, DC, N, OV, Z
		Wb,Ws,Wd				1
	SUBB	Wb,#lit5,Wd	Wd = Wb - lit5 - (C)	1	1	C, DC, N, OV, Z
SUBR	SUBR	f	f = WREG – f	1	1	C, DC, N, OV, Z
	SUBR	f,WREG	WREG = WREG – f	1	1	C, DC, N, OV, Z
	SUBR	Wb,Ws,Wd	Wd = Ws - Wb	1	1	C, DC, N, OV, Z
	SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C, DC, N, OV, Z
SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBBR	f,WREG	WREG = WREG – $f - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C, DC, N, OV, Z
SWAP	SWAP.b	Wn	Wn = Nibble Swap Wn	1	1	None
	SWAP	Wn	Wn = Byte Swap Wn	1	1	None

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
ULNK	ULNK		Unlink Frame Pointer	1	1	None
XOR	XOR	f	f = f .XOR. WREG	1	1	N, Z
	XOR	f,WREG	WREG = f .XOR. WREG	1	1	N, Z
	XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N, Z
	XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N, Z
	XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N, Z
ZE	ZE	Ws,Wnd	Wnd = Zero-Extend Ws	1	1	C, Z, N

NOTES:

32.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FJ128GA310 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FJ128GA310 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +100°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any combined analog and digital pin, and MCLR with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital only pin with respect to Vss when VDD < 3.0V	0.3V to (VDD + 0.3V)
Voltage on any digital only pin with respect to Vss when VDD > 3.0V	0.3V to (+5.5V)
Maximum current out of Vss pin	
Maximum current into VDD pin (Note 1)	250 mA
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports (Note 1)	200 mA

Note 1: Maximum allowable current is a function of device maximum power dissipation (see Table 32-1).

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

32.1 DC Characteristics





TABLE 32-1: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
PIC24FJ128GA310 Family:					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Power Dissipation: Internal Chip Power Dissipation: PINT = VDD x (IDD – Σ IOH) I/O Pin Power Dissipation: PI/O = Σ ({VDD – VOH} x IOH) + Σ (VOL x IOL)	PD	PINT + PI/O		W	
Maximum Allowed Power Dissipation	Pdmax	(TJ	max – Ta)/	θJA	W

TABLE 32-2: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Note
Package Thermal Resistance, 14x14x1 mm 100-pin TQFP	θJA	43.0		°C/W	(Note 1)
Package Thermal Resistance, 12x12x1 mm 100-pin TQFP	θја	45.0		°C/W	(Note 1)
Package Thermal Resistance, 12x12x1 mm 80-pin TQFP	θJA	48.0		°C/W	(Note 1)
Package Thermal Resistance, 10x10x1 mm 64-pin TQFP	θJA	48.3		°C/W	(Note 1)
Package Thermal Resistance, 9x9x0.9 mm 64-pin QFN	θJA	28.0		°C/W	(Note 1)
Package Thermal Resistance, 10x10x1.1 mm 121-pin BGA	θJA	40.2		°C/W	(Note 1)

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.
TABLE 32-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CH	ARACTER	ISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
Operat	ing Voltag	e							
DC10	Vdd	Supply Voltage	2	_	3.6	V	With BOR disabled		
DC12	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.9	—	—	V			
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	Vss	_	—	V			
DC17	Svdd	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.05		—	V/ms	0-3.3V in 66 ms 0-2.5V in 50 ms		
	VBOR	Brown-out Reset Voltage on VDD Transition, High-to-Low	2	—	2.2	V			

Note 1: This is the limit to which the RAM data can be retained while the on-chip regulator output voltage starts following the VDD.

TABLE 32-4: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACT	ERISTICS			Standard Operating Conditions: 2V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Parameter No. Typical ⁽¹⁾ Max			Units	Operating Temperature	VDD	Conditions					
Operating Cur	rent (IDD)										
DC19	0.15	_	mA	-40°C to +85°C	2.0V	0.5 MIPS,					
DC20A	0.15	_	mA	mA -40°C to +85°C 3.3V		Fosc = 1 MHz					
DC20	0.31	.31 —		-40°C to +85°C 2.0V		1 MIPS,					
	0.32	-	mA	-40°C to +85°C	3.3V	Fosc = 2 MHz					
DC23	1.2	1.2 —		-40°C to +85°C	2.0V	4 MIPS,					
	1.25	-	mA	-40°C to +85°C	3.3V	Fosc = 8 MHz					
DC24	4.8	6.8	mA	-40°C to +85°C	2.0V	16 MIPS,					
	4.9	6.9	mA	-40°C to +85°C	3.3V	Fosc = 32 MHz					
DC31	26	78	78 μA -40°C to +85°C		2.0V	LPRC (15.5 KIPS),					
	26	80	μΑ	-40°C to +85°C	3.3V	Fosc = 31 kHz					

Note 1: Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated. Typical parameters are for design guidance only and are not tested.

TABLE 32-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARAC	TERISTICS		Standard Operating Conditions: 2V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial								
Parameter No. Typical ⁽¹⁾ Max			Units	Operating Temperature	Vdd	Conditions					
Idle Current (
DC40	81	_	μΑ	-40°C to +85°C	2.0V	1 MIPS,					
	86	_	μΑ	-40°C to +85°C	3.3V	Fosc = 2 MHz					
DC43	0.27	_	mA	-40°C to +85°C	2.0V	4 MIPS,					
	0.28	_	mA	-40°C to +85°C	3.3V	Fosc = 8 MHz					
DC47	1	1.35	mA	-40°C to +85°C	2.0V	16 MIPS,					
	1.07	1.4	mA	-40°C to +85°C	3.3V	Fosc = 32 MHz					
DC50	0.47	_	mA	-40°C to +85°C	2.0V	4 MIPS (FRC),					
	0.48	_	mA	-40°C to +85°C	3.3V	Fosc = 8 MHz					
DC51	21	76	μA	-40°C to +85°C	2.0V	LPRC (15.5 KIPS),					
	21	21 78		-40°C to +85°C	3.3V	Fosc = 31 kHz					

Note 1: Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

DC CHARA	CTERISTIC	S				o 3.6V (unless otherwise stated) +85°C for Industrial				
Parameter No.	Typical ⁽¹⁾	Мах	Units	Operating Temperature	Vdd	Conditions				
Power-Dov	vn Current (IPD)								
DC60	—		μA	-40°C						
	3.7		μA	+25°C	2.01/					
	6.2		μA	+60°C	2.0V					
	13.6	27.5	μA	+85°C						
	_		μA	-40°						
	3.8		μA	+25°C	3.3V	Sleep ⁽²⁾				
	6.3		μA	+60°C	3.3V	Sleep				
	13.7	28	μA	+85°C						
DC61	—	_	μΑ	-40°						
	0.33	_	μA	+25°C	2.0V					
	2	_	μΑ	+60°C	2.00					
	7.7	14.5	μA	+85°C		Low-Voltage Sleep ⁽³⁾				
	—	_	μA	-40°						
	0.34	—	μA	+25°C	3.3V					
	2	—	μA	+60°C	3.3V					
	7.9	15	μA	+85°C						
DC70	—	—	μA	-40°						
	0.01	—	μA	+25°C	2.0V					
	—		μA	+60°C	2.00					
		1.1	μA	+85°C		– Deep Sleep				
	_	_	μA	-40°	3.3V					
	0.04		μΑ	+25°C						
	_		μA	+60°C						
	—	1.4	μA	+85°C						
	0.4	2.0	μΑ	-40°C to +85°C	0V	RTCC with VBAT mode (LPRC/SOSC) ⁽⁴⁾				

TABLE 32-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: Data in the Typical column is at 3.3V, +25°C unless otherwise stated. IPD is measured with all peripherals and clocks (PMD) shutdown; all the ports are made output and driven low.

2: The retention low-voltage regulator is disabled; RETEN (RCON<12>) = 0, LPCFG (CW1<10>) = 1.

3: The retention low-voltage regulator is enabled; RETEN (RCON<12>) = 1, LPCFG (CW1<10>) = 0.

4: The VBAT pin is connected to the battery and RTCC is running with VDD = 0.

DC CHARAC	TERISTICS					3.6V (unless otherwise stated 85°C for Industrial
Parameter No.	Typical ⁽¹⁾	Мах	Units	Operating Temperature	VDD	Conditions
Incremental	Current Brov	vn-out Rese	t (∆BOR) ⁽²⁾			
DC20	3.1	5	μA	-40°C to +85°C	2.0V	_∆BOR ⁽²⁾
	4.3	6	μA	-40°C to +85°C	3.3V	
Incremental	Current Wate	h Dog Time	er (∆WDT) ⁽²⁾			
DC71	0.8	1.5	μA	-40°C to +85°C	2.0V	
	0.8 1.5		μA	μA -40°C to +85°C 3.3V		
Incremental	Current HLVI	D (AHLVD) ⁽²)			
DC75	5.7	15	μA	-40°C to +85°C	2.0V	
	5.7	15	μΑ	-40°C to +85°C	3.3V	
Incremental	Current Real	-Time Clock	and Calence	lar (RTCC) ⁽²⁾		
DC77	0.4	1	μA	-40°C to +85°C	2.0V	∆RTCC ⁽²⁾ ,
	0.4	1	μA	-40°C to +85°C	3.3V	RTCC with SOSC
Incremental	Current Real	-Time Clock	and Calence	lar (RTCC) ⁽²⁾		
DC77a	0.4	1	μA	-40°C to +85°C	2.0V	∆RTCC ⁽²⁾ ,
	0.4	1	μA	-40°C to +85°C	3.3V	RTCC with LPRC
Incremental	Current Deep	Sleep BOF) ⁽²⁾		
DC81	0.07	0.3	μΑ	-40°C to +85°C	2.0V	△Deep Sleep BOR ⁽²⁾
	0.07	0.3	μΑ	-40°C to +85°C	3.3V	
Incremental	Current Deep	Sleep Wate	chdog Time	r Reset (∆ DSWD	T) ⁽²⁾	
DC80	0.27	0.4	μA	-40°C to +85°C	2.0V	△Deep Sleep WDT ⁽²⁾
	0.27	0.4	μA	-40°C to +85°C	3.3V	
Incremental	Current LCD	(A LCD) ⁽²⁾				
	0.8	3	μA	-40°C to +85°C	3.3V	ΔLCD External/Internal ^(2,3) , 1/8 MUX, 1/3 Bias
DC90	20	30	μA	-40°C to +85°C	2.0V	∆LCD Charge Pump ^(2,4) ,
	24	40	μA	-40°C to +85°C	3.3V	1/8 MUX, 1/3 Bias
VBAT ADC M	onitor ⁽⁵⁾					
DC91	1.5	_	μΑ	-40°C to +85°C	3.3V	VBAT = 2V
	4	_	μA	-40°C to +85°C	3.3V	VBAT = 3.3V

TABLE 32-7: DC CHARACTERISTICS: \(\triangle CURRENT (BOR, WDT, DSBOR, DSWDT, LCD)\)

Note 1: Data in the Typical column is at 3.3V, +25°C unless otherwise stated. IPD is measured with all peripherals and clocks (PMD) shut down; all the ports are made output and driven low.

2: Incremental current while the module is enabled and running.

3: LCD is enabled and running; no glass is connected; the resistor ladder current is not included.

4: LCD is enabled and running; no glass is connected.

5: The ADC channel is connected to the VBAT pin internally; this is the current during ADC VBAT operation.

DC CH	ARACTE	RISTICS	Standard Operat Operating tempe				Inless otherwise stated) for Industrial
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
	VIL	Input Low Voltage ⁽³⁾					
DI10		I/O Pins with ST Buffer	Vss	_	0.2 VDD	V	
DI11		I/O Pins with TTL Buffer	Vss	_	0.15 VDD	V	
DI15		MCLR	Vss	_	0.2 VDD	V	
DI16		OSCI (XT mode)	Vss	—	0.2 VDD	V	
DI17		OSCI (HS mode)	Vss	—	0.2 VDD	V	
DI18		I/O Pins with I ² C™ Buffer	Vss	_	0.3 VDD	V	
DI19		I/O Pins with SMBus Buffer	Vss	—	0.8	V	SMBus enabled
	Vih	Input High Voltage ⁽³⁾					
DI20		I/O Pins with ST Buffer: with Analog Functions, Digital Only	0.8 Vdd 0.8 Vdd	_ _	VDD 5.5	V V	
DI21		I/O Pins with TTL Buffer: with Analog Functions, Digital Only	0.25 Vdd + 0.8 0.25 Vdd + 0.8	_	VDD 5.5	V V	
DI25		MCLR	0.8 Vdd	_	Vdd	V	
DI26		OSCI (XT mode)	0.7 Vdd	_	Vdd	V	
DI27		OSCI (HS mode)	0.7 Vdd	_	Vdd	V	
DI28		I/O Pins with I ² C™ Buffer: with Analog Functions, Digital Only	0.7 Vdd 0.7 Vdd		Vdd 5.5	V V	
DI29		I/O Pins with SMBus Buffer: with Analog Functions, Digital Only	2.1 2.1		Vdd 5.5	V V	$2.5V \leq V\text{PIN} \leq V\text{DD}$
DI30	ICNPU	CNxx Pull-up Current	150	290	550	μA	VDD = 3.3V, VPIN = VSS
DI30A	ICNPD	CNxx Pull-down Current	150	260	550	μA	VDD = 3.3V, VPIN = VDD
D150	lıl	Input Leakage Current ⁽²⁾ I/O Ports	_	_	<u>+</u> 1	μA	$Vss \le VPIN \le VDD,$ pin at high-impedance
			_	_	<u>+</u> 1	μA	$Vss \le VPIN \le 5.5,$ pin at high-impedance
DI51		Analog Input Pins	—	_	<u>+</u> 1	μA	$\label{eq:VSS} \begin{split} VSS &\leq V PIN \leq V DD, \\ \text{pin at high-impedance} \end{split}$
DI55		MCLR	—	—	<u>+</u> 1	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$
DI56		OSCI/CLKI	—		<u>+</u> 1	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ EC, XT \text{and} HS \text{modes} \end{array}$

TABLE 32-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Negative current is defined as current sourced by the pin.

3: Refer to Table 1-4 for I/O pins buffer types.

TABLE	02 0. 1	DC CHARACTERISTIC	1							
DC CHA	ARACTER	ISTICS	Standard Operating Conditions: 2V to 3.6V (unless otherwise statedOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions			
	Vol	Output Low Voltage								
DO10		I/O Ports	_	—	0.4	V	IOL = 6.6 mA, VDD = 3.6V			
			_	—	0.4	V	IOL = 5.0 mA, VDD = 2V			
DO16		OSCO/CLKO	_	—	0.4	V	IOL = 6.6 mA, VDD = 3.6V			
			_	—	0.4	V	IOL = 5.0 mA, VDD = 2V			
	Voh	Output High Voltage								
DO20		I/O Ports	3.0	—	_	V	IOH = -3.0 mA, VDD = 3.6V			
			2.4	—	_	V	IOH = -6.0 mA, VDD = 3.6V			
			1.65	—	_	V	IOH = -1.0 mA, VDD = 2V			
			1.4	—	_	V	IOH = -3.0 mA, VDD = 2V			
DO26		OSCO/CLKO	2.4	—	_	V	IOH = -6.0 mA, VDD = 3.6V			
			1.4	_	—	V	IOH = -1.0 mA, VDD = 2V			

Note 1: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 32-10: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	ARACTER	RISTICS		d Opera ng tempe	-		2V to 3.6V (unless otherwise stated) TA \leq +85°C for Industrial		
Param No.	Symbol	Characteristic	Min	Min Typ ⁽¹⁾ Max Units			Conditions		
		Program Flash Memory							
D130	Eр	Cell Endurance	10000		—	E/W	-40°C to +85°C		
D131	Vpr	VDD for Read	VMIN		3.6	V	VMIN = Minimum operating voltage		
D132B		VDD for Self-Timed Write	VMIN	—	3.6	V	VMIN = Minimum operating voltage		
D133A	Tiw	Self-Timed Word Write Cycle Time	—	20	—	μS			
		Self-Timed Row Write Cycle Time	—	1.5	—	ms			
D133B	TIE	Self-Timed Page Erase Time	20	—	40	ms			
D134	TRETD	Characteristic Retention	20	—	—	Year	If no other specifications are violated		
D135	IDDP	Supply Current during Programming	—	16	—	mA			

Note 1: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.

TABLE 32-11: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operati	ing Condit	ions: -40°C < TA < +85°C (unless	otherwi	se state	d)		
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments
	Vrgout	_	1.8	—	V		
	Vbg	Internal Band Gap Reference	1.14	1.2	1.26	V	
	CEFC	External Filter Capacitor Value	4.7	10	-	μF	Series resistance < 3 Ohm recommended; < 5 Ohm required
	TVREG	Voltage Regulator Start-up Time	_	10	_	μS	VREGS = 1 with any POR or BOR
	Tbg	Band Gap Reference Start-up Time		1	-	ms	
	Vlvr	Low-Voltage Regulator Output Voltage	_	1.2	_	V	RETEN = 1, LPCFG = 0

TABLE 32-12: VBAT OPERATING VOLTAGE SPECIFICATIONS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Comments
	Vbt	Operating Voltage	1.6	_	3.6	V	Battery connected to the VBAT pin
	VBTADC	VBAT ADC Monitoring Voltage Specification ⁽¹⁾	1.6	—	3.6	V	ADC monitoring the VBAT pin using the internal ADC channel
	VBTRTC		_	1.65	—	V	RTCC Reset voltage with VBTBOR (CW3<7>) = 1
	VBTRST			0.65		V	VBPOR bit (RCON2<1>) Reset voltage

Note 1: Measuring the ADC value, using the ADC, is represented by the equation: Measured Voltage = ((VBAT/2)/VDD) * 1024) for 10-bit ADC and Measured Voltage = ((VBAT/2)VDD) * 4096) for 12-bit ADC.

TABLE 32-13: CTMU CURRENT SOURCE SPECIFICATIONS

DC CH	ARACT	ERISTICS	Standard Operating Conditions: 2V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial								
Param No.	Sym	Characteristic	Min	Min Typ ⁽¹⁾ Max			Comments	Conditions			
	IOUT1	CTMU Current Source, Base Range	—	550	—	nA	CTMUICON<1:0> = 00				
	IOUT2	CTMU Current Source, 10x Range	—	5.5	_	μA	CTMUICON<1:0> = 01				
	IOUT3	CTMU Current Source, 100x Range	—	55	—	μA	CTMUICON<1:0> = 10	2.5V < VDD < VDDMAX			
	IOUT4	CTMU Current Source, 1000x Range	_	550	_	μA	CTMUICON<1:0> = 11 ⁽²⁾				
	VΔ	Voltage Change per Degree Celsius	_	3	_	mV/°C					

Note 1: Nominal value at center point of current trim range (CTMUICON<7:2> = 000000).

2: Do not use this current range with temperature sensing diode.

TABLE 32-14: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

Operati	Operating Conditions: -40°C < TA < +85°C (unless otherwise stated)											
Param No.	Symbol	Chara	acteristic	Min	Тур	Max	Units	Conditions				
DC18	Vhlvd	HLVD Voltage on VDD	HLVDL<3:0> = 0100 ⁽¹⁾	3.45	_	3.75	V					
		Transition	HLVDL<3:0> = 0101	3.30	_	3.6	V					
			HLVDL<3:0> = 0110	3.00	_	3.3	V					
			HLVDL<3:0> = 0111	2.80	_	3.1	V					
			HLVDL<3:0> = 1000	2.70		2.95	V					
			HLVDL<3:0> = 1001	2.50	_	2.75	V					
			HLVDL<3:0> = 1010	2.40	—	2.60	V					
			HLVDL<3:0> = 1011	2.30	_	2.5	V					
			HLVDL<3:0> = 1100	2.20	_	2.4	V					
			HLVDL<3:0> = 1101	2.10		2.3	V					
			HLVDL<3:0> = 1110	2.00		2.2	V					
DC101	Vthl	HLVD Voltage on HLVDIN Pin Transition	HLVDL<3:0> = 1111		1.20		V					

Note 1: Trip points for values of HLVD<3:0>, from '0000' to '0011', are not implemented.

TABLE 32-15: COMPARATOR DC SPECIFICATIONS

Operati	Operating Conditions: 2.0V < VDD < 3.6V, -40°C < TA < +85°C (unless otherwise stated)							
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Comments	
D300	VIOFF	Input Offset Voltage	—	20	40	mV		
D301	VICM	Input Common-Mode Voltage)	0	_	Vdd	V		
D302	CMRR	Common-Mode Rejection Ratio	55	_	_	dB		
D306	IQCMP	AVDD Quiescent Current per Comparator	—	27	_	μA	Comparator enabled	
D307	TRESP	Response Time	_	300	_	ns	(Note 1)	
D308	Тмс2о∨	Comparator Mode Change to Valid Output	—	_	10	μS		

Note 1: Measured with one input at VDD/2 and the other transitioning from VSS to VDD, 40 mV step, 15 mV overdrive.

TABLE 32-16: COMPARATOR VOLTAGE REFERENCE DC SPECIFICATIONS

Operating Conditions: 2.0V < VDD < 3.6V, -40°C < TA < +85°C (unless otherwise stated)								
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Comments	
VRD310	CVRES	Resolution	VDD/24	_	Vdd/32	LSb		
VRD311	CVRAA	Absolute Accuracy	_	_	AVDD – 1.5	LSb		
VRD312	CVRur	Unit Resistor Value (R)		2K		Ω		

32.2 AC Characteristics and Timing Parameters

The information contained in this section defines the PIC24FJ128GA310 family AC characteristics and timing parameters.

TABLE 32-17: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 2V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial
	Operating voltage VDD range as described in Section 32.1 "DC Characteristics ".

FIGURE 32-2: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 32-18: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
DO50	Cosco	OSCO/CLKO Pin	_	—	15	pF	In XT and HS modes when external clock is used to drive OSCI
DO56	Сю	All I/O Pins and OSCO	_	—	50	pF	EC mode
DO58	Св	SCLx, SDAx		—	400	pF	In I ² C™ mode

Note 1: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.





TABLE 32-19:	EXTERNAL CLOCK TIMING REQUIREMENTS

AC CH	ARACTE	RISTICS					(unless otherwise stated)
		1	Operating ter	nperature	-40°C ≤ 1.	A ≤ +85°C	for Industrial
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC mode)	DC 4		32 8	MHz MHz	EC ECPLL
		Oscillator Frequency	3.5 4 10 4 31		10 8 32 8 33	MHz MHz MHz MHz kHz	XT XTPLL HS HSPLL SOSC
OS20	Tosc	Tosc = 1/Fosc		_	_		See Parameter OS10 for Fosc value
OS25	Тсү	Instruction Cycle Time ⁽²⁾	62.5	_	DC	ns	
OS30	TosL, TosH	External Clock in (OSCI) High or Low Time	0.45 x Tosc	—	_	ns	EC
OS31	TosR, TosF	External Clock in (OSCI) Rise or Fall Time	—	_	20	ns	EC
OS40	TckR	CLKO Rise Time ⁽³⁾	—	6	10	ns	
OS41	TckF	CLKO Fall Time ⁽³⁾	_	6	10	ns	

Note 1: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type, under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

3: Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TcY) and high for the Q3-Q4 period (1/2 TcY).

TABLE 32-20: PLL CLOCH	(TIMING SPECIFICATIONS	VDD = 2V TO 3.6V
------------------------	------------------------	------------------

AC CHARACTERISTICS			Standard Operating Conditions: 2V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No. Symbol Characteristic			Min	Typ ⁽¹⁾	Max	Units	Conditions	
OS50	Fplli	PLL Input Frequency	4	—	8	MHz	ECPLL mode	
		Range ⁽¹⁾	4		8	MHz	HSPLL mode	
			4	_	8	MHz	XTPLL mode	
OS52	TLOCK	PLL Start-up Time (Lock Time)	—	—	128	μS		
OS53	DCLK	CLKO Stability (Jitter)	-0.25		0.25	%		

Note 1: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 32-21: INTERNAL RC ACCURACY

AC CHA	RACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No. Characteristic		Min	Тур	Max	Units	Conditions		
F20	FRC Accuracy @	-1	_	1	%	$-10^\circ C \le T A \le +85^\circ C$	$2V \leq V\text{DD} \leq 3.6V$	
	8 MHz ^(1,2)	-1.5	_	1.5	%	$-40^{\circ}C \leq TA \leq -10^{\circ}C$	$2V \leq V \text{DD} \leq 3.6 V$	
F21	LPRC @ 31 kHz	-20	_	20	%	$-40^{\circ}C \leq TA \leq +85^{\circ}C$	VCAP (on-chip regulator output voltage) = 1.8V	

Note 1: Frequency is calibrated at +25°C and 3.3V. OSCTUN bits can be used to compensate for temperature drift.
 2: To achieve this accuracy, physical stress applied to the microcontroller package (ex., by flexing the PCB)

must be kept to a minimum.

TABLE 32-22: RC OSCILLATOR START-UP TIME

AC CHA	ARACTERISTICS		Standard Operating Conditions: 2V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Characteristic	Min	Тур	Мах	Units	Conditions			
	TFRC	—	15	_	μS				
	TLPRC		50	_	μS				





TABLE 32-23: CLKO AND I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions	
DO31	TIOR	Port Output Rise Time	_	10	25	ns		
DO32	TIOF	Port Output Fall Time	_	10	25	ns		
DI35	TINP	INTx Pin High or Low Time (input)	20	—	_	ns		
DI40	Trbp	CNx High or Low Time (input)	2	—	_	TCY		

Note 1: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.

AC CHARACTERISTICS			Standard Operating Conditions: 2V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Para m No.	Symbo I	Characteristic	Min	Тур	Мах	Units	Conditions		
SY10	TMCL	MCLR Pulse Width (Low)	2	—	_	μs			
SY12	TPOR	Power-on Reset Delay	_	2	_	μs			
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	_	—	100	ns			
SY25	TBOR	Brown-out Reset Pulse Width	1	—	_	μS	$V \text{DD} \leq V \text{BOR}$		
	TRST	Internal State Reset Time	_	50	_	μS			
SY71	Трм	Program Memory Wake-up Time	—	20	—	μs	Sleep wake-up ⁽¹⁾ with VREGS = 0		
			—	1	_	μs	Sleep wake-up ⁽¹⁾ with VREGS = 1		
SY72	Tlvr	Low-Voltage Regulator Wake-up Time	—	90	_	μs	Sleep wake-up ⁽¹⁾ with VREGS = 0		
				70	_	μs	Sleep wake-up ⁽¹⁾ with VREGS = 1		
	TDSWU	Deep Sleep Wake-up Time	_	200		μs	VCAP fully discharged before wake-up ⁽¹⁾		

TABLE 32-24: RESET AND BROWN-OUT RESET REQUIREMENTS

FIGURE 32-5: TIMER1/2/3/4/5 EXTERNAL CLOCK INPUT TIMING



TABLE 32-25: TIMER1/2/3/4/5 EXTERNAL CLOCK INPUT REQUIREMENTS⁽¹⁾

Param. No.	Symbol	Chara	Min	Max	Units	Conditions		
	TtH	TxCK High Pulse Time	Synchronous w/Prescaler	Tcy + 20	—	ns	Must also meet	
			Asynchronous w/Prescaler	10	_	ns	Parameter Ttp	
			Asynchronous Counter	20	_	ns	1	
	TtL	TxCK Low Pulse Time	Synchronous w/Prescaler	Tcy + 20	_	ns	Must also meet	
			Asynchronous w/Prescaler	10	_	ns	Parameter Ttp	
			Asynchronous Counter	20	_	ns		
	TtP	TxCK External Input	Synchronous w/Prescaler	2 * Tcy + 40	_	ns	N = Prescale Value	
		Period	Asynchronous w/Prescaler	Greater of: 20 or <u>2 * Tcy + 40</u> N	—	ns	(1, 4, 8, 16)	
			Asynchronous Counter	40	_	ns		
		Delay for Input Edge	Synchronous	1	2	Тсү		
		to Timer Increment	Asynchronous	—	20	ns		

Note 1: Asynchronous mode is available only on Timer1.

FIGURE 32-6: INPUT CAPTURE x TIMINGS



TABLE 32-26:	INPUT CAPTURE x REQUIREMENTS
--------------	-------------------------------------

Param. No.	Symbol	Characteristic		Min	Мах	Units	Conditions	
IC10	TccL	ICx Input Low Time –	No Prescaler	Tcy + 20		ns	Must also meet	
		Synchronous Timer	With Prescaler	20	_	ns	Parameter IC15	
IC11	ТссН	ICx Input Low Time –	No Prescaler	Tcy + 20	_	ns	Must also meet	
		Synchronous Timer With Prescaler		20	_	ns	Parameter IC15	
IC15	TccP	ICx Input Period – Synchronous Timer		<u>2 * Tcy + 40</u> N	_	ns	N = Prescale Value (1, 4, 16)	

FIGURE 32-7: INPUT CAPTURE x TIMINGS



TABLE 32-27: INPUT CAPTURE x TIMINGS REQUIREMENTS

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions	
IC10	TccL	ICx Input Low Time –	No Prescaler	Tcy + 20		ns	Must also meet	
		Synchronous Timer	With Prescaler	20	—	ns	Parameter IC15	
IC11	ТссН	ICx Input Low Time –	No Prescaler	Tcy + 20	_	ns	Must also meet	
		Synchronous Timer With Prescale		20	-	ns	Parameter IC15	
IC15	TccP	ICx Input Period – Synchronous Timer		<u>2 * Tcy + 40</u> N	_	ns	N = Prescale Value (1, 4, 16)	

FIGURE 32-8: OUTPUT COMPARE x TIMINGS



TABLE 32-28: OUTPUT COMPARE 1 TIMINGS

Param. No.	Symbol	Characteristic	Min	Мах	Unit	Condition
OC11	TCCR	OC1 Output Rise Time	_	10	ns	
			_	—	ns	
OC10	TCCF	OC1 Output Fall Time	—	10	ns	
				_	ns	

FIGURE 32-9: PWM MODULE TIMING REQUIREMENTS



© 2010-2014 Microchip Technology Inc.

Param. No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Unit	Condition			
OC15		Fault Input to PWM I/O Change		—	25	ns	VDD = 3.0V, -40°C to +85°C			
OC20	Tfh	Fault Input Pulse Width	50	_	_	ns	VDD = 3.0V, -40°C to +85°C			

TABLE 32-29: PWM TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 32-10: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)



TABLE 32-30: I2Cx BUS START/STOP BITS TIMING REQUIREMENTS (MASTER MODE)

AC CHA	RACTER	ISTICS		Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ (Industrial)					
Param No.	Symbol	Characteristic		Min ⁽¹⁾	Max	Units	Conditions		
IM30	Tsu:sta	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	Only relevant for		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μS	Repeated Start		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS	condition		
IM31	THD:STA	TA Start Condition Hold Time	100 kHz mode	Tcy/2 (BRG + 1)		μS	After this period, the		
			400 kHz mode	Tcy/2 (BRG + 1)	-	μS	first clock pulse is		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μS	generated		
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	-	μS			
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	-	μS			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μS			
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)		ns			
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	ns			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	ns			

Note 1: BRG is the value of the l²C[™] Baud Rate Generator. Refer to Section 17.2 "Setting Baud Rate When Operating as a Bus Master" for details.

2: Maximum pin capacitance = 10 pF for all I²C pins (for 1 MHz mode only).



TABLE 32-31: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHA		STICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 2.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{(Industrial)} \end{array}$				
Param No.	Symbol	Characteristic		Min ⁽¹⁾	Max	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μs		
			400 kHz mode	Tcy/2 (BRG + 1)	—	μs		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs		
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μs		
			400 kHz mode	Tcy/2 (BRG + 1)	_	μs		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs		
IM20	TF:SCL	SDAx and SCLx Fall Time	100 kHz mode	—	300	ns	CB is specified to be	
			400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	_	100	ns		
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	—	300	ns		
IM25	TSU:DAT	Data Input Setup Time	100 kHz mode	250	_	ns		
			400 kHz mode	100	—	ns		
			1 MHz mode ⁽²⁾	—	_	ns		
IM26	THD:DAT	Data Input	100 kHz mode	0	-	ns		
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽²⁾	—	_	ns		
IM40	TAA:SCL	Output Valid	100 kHz mode	—	3500	ns		
		From Clock	400 kHz mode	—	1000	ns		
			1 MHz mode ⁽²⁾		_	ns		
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μs	Time the bus must be	
			400 kHz mode	1.3	_	μS	free before a new	
			1 MHz mode ⁽²⁾	—		μs	transmission can start	
IM50	Св	Bus Capacitive Lo	bading		400	pF		

Note 1: BRG is the value of the I²C[™] Baud Rate Generator. Refer to Section 17.2 "Setting Baud Rate When Operating as a Bus Master" for details.

2: Maximum pin capacitance = 10 pF for all I²C pins (for 1 MHz mode only).

FIGURE 32-12: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)



TABLE 32-32: I2Cx BUS START/STOP BITS TIMING REQUIREMENTS (SLAVE MODE)

АС СНА	RACTERIS	STICS		Standard Operating Conditions: 2.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ (Industrial)				
Param No.	Symbol	Charac	teristic	Min	Max	Units	Conditions	
IS30	Tsu:sta	Start Condition	100 kHz mode	4.7		μS	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6		μs	Start condition	
			1 MHz mode ⁽¹⁾	0.25		μs		
IS31	Thd:sta	Start Condition Hold Time	100 kHz mode	4.0	—	μs	After this period, the first	
			400 kHz mode	0.6		μs	clock pulse is generated	
			1 MHz mode ⁽¹⁾	0.25	_	μs		
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7	—	μs		
		Setup Time	400 kHz mode	0.6		μs		
			1 MHz mode ⁽¹⁾	0.6		μs		
IS34	THD:STO	Stop Condition	100 kHz mode	4000	_	ns		
		Hold Time	400 kHz mode	600	_	ns]	
			1 MHz mode ⁽¹⁾	250		ns		

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins (for 1 MHz mode only).

FIGURE 32-13: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)



AC CHA	RACTERIS	TICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 2.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{(Industrial)} \end{array}$					
Param No.	Symbol	Characteristic		Min	Max	Units	Conditions		
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	1.3	—	μS	Device must operate at a minimum of 10 MHz		
			1 MHz mode ⁽¹⁾	0.5		μs	—		
IS11 7	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz		
			1 MHz mode ⁽¹⁾	0.5		μS	—		
IS20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be from		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾	—	100	ns			
IS21	TR:SCL	SDAx and SCLx Rise Time	100 kHz mode	—	1000	ns	CB is specified to be from		
			400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾	—	300	ns			
IS25	TSU:DAT	Data Input Setup Time	100 kHz mode	250		ns			
			400 kHz mode	100		ns			
			1 MHz mode ⁽¹⁾	100		ns			
IS26	THD:DAT	Data Input	100 kHz mode	0		ns			
		Hold Time	400 kHz mode	0	0.9	μs			
			1 MHz mode ⁽¹⁾	0	0.3	μs			
IS40	TAA:SCL	Output Valid From	100 kHz mode	0	3500	ns			
		Clock	400 kHz mode	0	1000	ns			
			1 MHz mode ⁽¹⁾	0	350	ns			
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be free		
			400 kHz mode	1.3	_	μS	before a new transmission can start		
			1 MHz mode ⁽¹⁾	0.5	—	μS			
IS50	Св	Bus Capacitive Loa	ading	—	400	pF			

TABLE 32-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins (for 1 MHz mode only).



FIGURE 32-14: SPIX MODULE MASTER MODE TIMING CHARACTERISTICS (CKE = 0)

TABLE 32-34:SPIX MASTER MODE TIMING REQUIREMENTS (CKE = 0)

АС СНА	AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Symbol Characteristic Min Typ ⁽¹⁾				Units	Conditions		
SP10	TscL	SCKx Output Low Time ⁽²⁾	Tcy/2	—	_	ns			
SP11	TscH	SCKx Output High Time ⁽²⁾	TCY/2		_	ns			
SP20	TscF	SCKx Output Fall Time ⁽³⁾	_	10	25	ns			
SP21	TscR	SCKx Output Rise Time ⁽³⁾	_	10	25	ns			
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	_	10	25	ns			
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	_	10	25	ns			
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	_	30	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_	_	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—	—	ns			

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The minimum clock period for SCKx is 100 ns; therefore, the clock generated in Master mode must not violate this specification.



TABLE 32-35: SPIX MODULE MASTER MODE TIMING REQUIREMENTS (CKE = 1)

АС СНА	AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
SP10	TscL	SCKx Output Low Time ⁽²⁾	Tcy/2	—	_	ns		
SP11	TscH	SCKx Output High Time ⁽²⁾	TCY/2	_		ns		
SP20	TscF	SCKx Output Fall Time ⁽³⁾	_	10	25	ns		
SP21	TscR	SCKx Output Rise Time ⁽³⁾	_	10	25	ns		
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	_	10	25	ns		
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	_	10	25	ns		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	—	30	ns		
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	—	—	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—	—	ns		

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.



FIGURE 32-16: SPIX MODULE SLAVE MODE TIMING CHARACTERISTICS (CKE = 0)

TABLE 32-36: SPIX MODULE SLAVE MODE TIMING REQUIREMENTS (CKE = 0)

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \end{array}$					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
SP70	TscL	SCKx Input Low Time	30	—	_	ns		
SP71	TscH	SCKx Input High Time	30	_	_	ns		
SP72	TscF	SCKx Input Fall Time ⁽²⁾	_	10	25	ns		
SP73	TscR	SCKx Input Rise Time ⁽²⁾	_	10	25	ns		
SP30	TdoF	SDOx Data Output Fall Time ⁽²⁾	_	10	25	ns		
SP31	TdoR	SDOx Data Output Rise Time ⁽²⁾	—	10	25	ns		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	_	30	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_	—	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_	—	ns		
SP50	TssL2scH, TssL2scL	SSx to SCKx ↑ or SCKx Input	120	_	_	ns		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns		
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40	—	—	ns		

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.



FIGURE 32-17: SPIX MODULE SLAVE MODE TIMING CHARACTERISTICS (CKE = 1)

TABLE 32-37: SPIX MODULE SLAVE MODE TIMING REQUIREMENTS (CKE = 1)

AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
SP70	TscL	SCKx Input Low Time	30			ns	
SP71	TscH	SCKx Input High Time	30			ns	
SP72	TscF	SCKx Input Fall Time ⁽²⁾	_	10	25	ns	
SP73	TscR	SCKx Input Rise Time ⁽²⁾	_	10	25	ns	
SP30	TdoF	SDOx Data Output Fall Time ⁽²⁾	_	10	25	ns	
SP31	TdoR	SDOx Data Output Rise Time ⁽²⁾	_	10	25	ns	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	—	30	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	—	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—	_	ns	
SP50	TssL2scH, TssL2scL	$\overline{\text{SSx}} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input	120	—	—	ns	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽³⁾	10	—	50	ns	

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

TABLE 32-37: SPIX MODULE SLAVE MODE TIMING REQUIREMENTS (CKE = 1) (CONTINUED)

AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Indust				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 Tcy + 40	_	_	ns	
SP60	TssL2doV	SDOx Data Output Valid after \overline{SSx} Edge	—		50	ns	

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

3: Assumes 50 pF load on all SPIx pins.

FIGURE 32-18: UARTX BAUD RATE GENERATOR OUTPUT TIMING



FIGURE 32-19: UARTX START BIT EDGE DETECTION



Symbol	Characteristics	Min	Тур	Max	Units
TLW	BCLKx High Time	20	Tcy/2		ns
THW	BCLKx Low Time	20	(TCY * BRGx) + TCY/2	_	ns
TBLD	BCLKx Falling Edge Delay from UxTX	-50	—	50	ns
Твно	BCLKx Rising Edge Delay from UxTX	Тсү/2 – 50	—	Tcy/2 + 50	ns
Twak	Min. Low on UxRX Line to Cause Wake-up	—	1	—	μS
Тстѕ	Min. Low on UxCTS Line to Start Transmission	Тсү	—	_	ns
TSETUP	Start bit Falling Edge to System Clock Rising Edge Setup Time	3	—	—	ns
TSTDELAY	Maximum Delay in the Detection of the Start bit Falling Edge	—	—	TCY + TSETUP	ns

TABLE 32-38: UARTx AC SPECIFICATIONS

TABLE 32-39: ADC MODULE SPECIFICATIONS

AC CHA	ARACTERI	STICS	Standard Operating Conditions: 2V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
			Device \$	Supply				
AD01	AVDD	Module VDD Supply	Greater of: VDD – 0.3 or 2.2		Lesser of: VDD + 0.3 or 3.6	V		
AD02	AVss	Module Vss Supply	Vss - 0.3	_	Vss + 0.3	V		
			Reference	e Inputs				
AD05	VREFH	Reference Voltage High	AVss + 1.7		AVDD	V		
AD06	Vrefl	Reference Voltage Low	AVss	_	AVDD – 1.7	V		
AD07	VREF	Absolute Reference Voltage	AVss – 0.3	—	AVDD + 0.3	V		
			Analog	Input				
AD10	VINH-VINL	Full-Scale Input Span	VREFL		VREFH	V	(Note 2)	
AD11	Vin	Absolute Input Voltage	AVss - 0.3		AVDD + 0.3	V		
AD12	Vinl	Absolute VINL Input Voltage	AVss – 0.3		AVDD/3	V		
AD13		Leakage Current		±1.0	±610	nA	$V_{INL} = AV_{SS} = V_{REFL} = 0V,$ $AV_{DD} = V_{REFH} = 3V,$ Source Impedance = 2.5 k Ω	
AD17	Rin	Recommended Impedance of Analog Voltage Source	—	_	2.5K	Ω	10-bit	
			ADC Ac	curacy				
AD20B	Nr	Resolution	—	12	—	bits		
AD21B	INL	Integral Nonlinearity	_	±1	<±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD22B	DNL	Differential Nonlinearity	—	_	<±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD23B	Gerr	Gain Error	_	±1	±3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD24B	EOFF	Offset Error	—	±1	±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD25B		Monotonicity ⁽¹⁾	—	_	_		Guaranteed	

Note 1: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes.

2: Measurements are taken with the external VREF+ and VREF- used as the ADC voltage reference.

AC CHARACTERISTICS			Standard Operating Conditions: 2V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characteristic	Min.	Min. Typ Max. Units Co					
		Cloc	k Paramet	ers					
AD50	Tad	ADC Clock Period	312			ns			
AD51	tRC	ADC Internal RC Oscillator Period	—	250	—	ns			
		Con	version R	ate					
AD55	tCONV	Conversion Time		14		TAD			
AD56	FCNV	Throughput Rate	—	_	200	ksps	AVDD > 2.7V		
AD57	tSAMP	Sample Time	—	1	_	TAD			
		Cloc	k Parame	ers					
AD61	tPSS	Sample Start Delay from Setting Sample bit (SAMP)	2	_	3	Tad			

TABLE 32-40: ADC CONVERSION TIMING REQUIREMENTS⁽¹⁾

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

NOTES:

33.0 PACKAGING INFORMATION

33.1 Package Marking Information



Legen	d: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

33.2 Package Marking Information

100-Lead TQFP (12x12x1 mm)



100-Lead TQFP (14x14x1mm)



121-BGA (10x10x1.1 mm)



Example





Example



33.3 Package Details

The following sections give the technical details of the packages.

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad [QFN]



Microchip Technology Drawing C04-149C Sheet 1 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		64		
Pitch	е		0.50 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	Е		9.00 BSC		
Exposed Pad Width	E2	7.05	7.15	7.50	
Overall Length	D		9.00 BSC		
Exposed Pad Length	D2	7.05	7.15	7.50	
Contact Width	b	0.18	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149C Sheet 2 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensio	n Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	W2			7.35
Optional Center Pad Length	T2			7.35
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			0.85
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







SIDE VIEW

Microchip Technology Drawing C04-085C Sheet 1 of 2

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



DETAIL 1

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Number of Leads	N		64		
Lead Pitch	е		0.50 BSC		
Overall Height	Α	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	¢	0° 3.5° 7°			
Overall Width	E	12.00 BSC			
Overall Length	D		12.00 BSC		
Molded Package Width	E1		10.00 BSC		
Molded Package Length	D1		10.00 BSC		
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.17	0.22	0.27	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085C Sheet 2 of 2

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			S
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X28)	X1			0.30
Contact Pad Length (X28)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2085B Sheet 1 of 1
80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N		80	
Lead Pitch	е		0.50 BSC	
Overall Height	А	_	_	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	φ	0°	3.5°	7°
Overall Width	E		14.00 BSC	
Overall Length	D		14.00 BSC	
Molded Package Width	E1		12.00 BSC	
Molded Package Length	D1		12.00 BSC	
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B

80-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X80)	X1			0.30
Contact Pad Length (X80)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092B

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

100-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100B

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Linita			
	Units	Units MILLIMETERS		5
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B

121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-148 Rev E Sheet 1 of 2

121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



DETAIL B

	Units	Jnits MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Contacts	N		121		
Contact Pitch	е		0.80 BSC		
Overall Height	Α	1.00 1.10 1.20			
Standoff	A1	0.25	0.30	0.35	
Molded Package Thickness	A2	0.75	0.80	0.85	
Overall Width	Е	10.00 BSC			
Array Width	E1	8.00 BSC			
Overall Length	D	10.00 BSC			
Array Length	D1	8.00 BSC			
Contact Diameter	b	0.40 TYP			

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

3. The outer rows and colums of balls are located with respect to datums A and B.

Microchip Technology Drawing C04-148 Rev E Sheet 2 of 2

121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA--Formerly XBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimensior	n Limits MIN NOM M		MAX	
Contact Pitch	E1		0.80 BSC	
Contact Pitch	E2		0.80 BSC	
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Diameter (X121)	X			0.32

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2148 Rev D

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (March 2010)

Original data sheet for the PIC24FJ128GA310 family of devices.

Revision B (May 2011)

Changes in Reset values for TRISA in Table 4-12. Edits to the "Special Microcontroller Features:"

Revision C (July 2011)

Updated the values in **Section 32.0** "**Electrical Characteristics**". Special Function Register addresses have been changed. The OCTRIG1 and OCTRIG2 pins have been removed. Minor text edits throughout the document.

Revision D (August 2011)

Updated VBAT specification; updated maximum values for Section 32.0 "Electrical Characteristics".

Revision E (October 2011)

- Removed the RTCBAT bit from the CW4<9> register.
- Added the IDD/IPD numbers in the Section 32.0 "Electrical Characteristics".
- Added details on the VBAT pin capacitor.
- Added Section 24.3 "ADC Operation with Vbat".

Revision F (November 2011)

Updated the values in **Section 32.0** "**Electrical Characteristics**". Minor text edits throughout the document.

Revision G (March 2014)

- Updated Table 1-4 (CTED1 through CTED13 are digital, not analog). Removed references to Timer1 clock.
- Removed the Low-Power SOSC Operation section from Section 9.0 "Oscillator Configuration".
- Added note to Section 9.5.3 "SOSC Layout Considerations".
- Added BOREN1 bit to Register 29-2.
- Updated description of ALTVRF<1:0> in Register 29-2.
- · Minor text edits throughout the document.

NOTES:

INDEX

Α	
AC Characteristics	
ADC Conversion Timing	87
ADC Module	86
CLKO and I/O Timing	72
External Clock Timing	70
Internal RC Accuracy	71
Load Conditions and Requirements	
for Specifications	69
PLL Clock Timing Specifications	71
RC Oscillator Start-up Time	71
Reset and Brown-out Reset Requirements	73
UARTx Specifications	85
ADC	
Control Registers2	98
Extended DMA Operations2	97
Operation2	95
Alternate Interrupt Vector Table (AIVT)	95
Assembler	
MPASM Assembler	48

В

Block Diagrams	
10-Bit A/D Converter Analog Input Model	311
12-Bit ADC1 Module	296
16-Bit Synchronous Timer2 and Timer4	201
16-Bit Synchronous Timer3 and Timer5	
16-Bit Timer1 Module	197
32-Bit Timer2/3 and Timer4/5	200
Accessing Program Memory Using	
Table Instructions	
Addressing for Table Registers	83
Buffer Address Generation in PIA Mode	299
CALL Stack Frame	68
Comparator Voltage Reference	321
CPU Programmer's Model	37
CRC Module	289
CRC Shift Engine Detail	289
CTMU Connections and Internal Configuration	
for Capacitance Measurement	324
CTMU Typical Connections and Internal	
Configuration for Pulse Delay Generation	325
CTMU Typical Connections and Internal	
Configuration for Time Measurement	325
Data Access from Program Space	
Address Generation	70
Data Signal Modulator	249
Direct Memory Access (DMA)	75
EDS Address Generation for Read Operations	
EDS Address Generation for Write Operations	67
Extended Data Space	
High/Low-Voltage Detect (HLVD)	
I ² C Module	234
Individual Comparator Configurations,	
CREF = 0	316
Individual Comparator Configurations,	
CREF = 1 and CVREFP = 0	317
Individual Comparator Configurations,	
CREF = 1 and CVREFP = 1	
Input Capture x	
LCD Controller	
On-Chip Regulator Connections	
Output Compare x (16-Bit Mode)	212

Output Compare x (Double-Buffered,	
16-Bit PWM Mode)	
PCI24FJ256GA310 Family (General)	16
PIC24F CPU Core	36
PSV Operation (Lower Word)	73
PSV Operation (Upper Word)	73
Reset System	89
RTCC	276
Shared I/O Port Structure	
SPIx Master, Frame Master Connection	230
SPIx Master, Frame Slave Connection	230
SPIx Master/Slave Connection	
(Enhanced Buffer Modes)	229
SPIx Master/Slave Connection	
(Standard Mode)	229
SPIx Module (Enhanced Mode)	223
SPIx Module (Standard Mode)	222
SPIx Slave, Frame Master Connection	230
SPIx Slave, Frame Slave Connection	230
System Clock	145
Triple Comparator Module	
UARTx (Simplified)	
Watchdog Timer (WDT)	344

C

C Compilers	0.40
MPLAB C18	348
Charge Time Measurement Unit. See CTMU.	
Code Examples	
Basic Sequence for Clock Switching	151
Configuring UART1 Input/Output	
Functions (PPS)	
EDS Read From Program Memory in Assembly	
EDS Read in Assembly	
EDS Write in Assembly	
Erasing a Program Memory Block (Assembly)	
Erasing a Program Memory Block (C Language)	
Initiating a Programming Sequence	
Loading the Write Buffers	87
Port Read/Write in Assembly	172
Port Read/Write in C	
PWRSAV Instruction Syntax	156
Setting the RTCWREN Bit	277
Single-Word Flash Programming	88
Single-Word Flash Programming (C Language)	88
Code Protection	345
Code Segment Protection	345
Configuration Options	345
Configuration Register Protection	346
General Segment Protection	345
Comparator Voltage Reference	321
Configuring	321
Configuration Bits	333
Core Features	
CPU	
Arithmetic Logic Unit (ALU)	40
Control Registers	
Core Registers	
Programmer's Model	
CRC	
Data Interface	290
Polynomials	
Setup Examples for 16 and 32-Bit Polynomials	
User Interface	

CTMU

23
24
24
14
14
14

D

Data Memory	
Address Space	43
Extended Data Space (EDS)	65
Memory Map	
Near Data Space	44
SFR Space	44
Software Stack	68
Space Organization, Alignment	
Data Signal Modulator	249
Data Signal Modulator (DSM)	
DC Characteristics	
Comparator	368
Comparator Voltage Reference	368
CTMU Current Source	
Delta Current (BOR, WDT, DSBOR,	
DSWDT, LCD)	364
I/O Pin Input Specifications	
I/O Pin Output Specifications	366
Idle Current (IIDLE)	
Operating Current (IDD)	
Power-Down Current (IPD)	
Program Memory	
Temperature and Voltage Specifications	
Development Support	
Device Features	
100-Pin	15
64-Pin	13
80-Pin	14
Direct Memory Access Controller. See DMA.	
DMA	75
Channel Trigger Sources	82
Peripheral Module Disable (PMD) Registers	78
Summary of Operations	
Types of Transfers	77
Typical Setup	
DMA Controller	12
_	

Ε

359
369
368
367
360
360
360
367
253
253
253

290
311
235
214
215
231
242
242
10
253

F

Flash Configuration Word Locations	333
Flash Configuration Words	
Flash Program Memory	83
and Table Instructions	83
Enhanced ICSP Operation	84
JTAG Operation	84
Programming Algorithm	86
Programming Operations	84
RTSP Operation	
Single-Word Programming	88
C	

G

Getting Started with	16-Bit MCUs	29

Н

High/Low-Voltage Detect (HLVD)	
--------------------------------	--

I I/O Ports

Analog Port Pins Configuration (ANSx)	. 168
Analog/Digital Function of an I/O Pin	. 168
Input Change Notification	. 172
Input Voltage Levels for Port or Pin	
Tolerated Description Input	. 168
Open-Drain Configuration	. 168
Parallel (PIO)	
Peripheral Pin Select	
Pull-ups and Pull-Downs	
Selectable Input Sources	. 174
Selectable Output Sources	
I ² C	
Clock Rates	. 235
Communicating as Master in Single	
Master Environment	. 233
Reserved Addresses	. 235
Setting Baud Rate as Bus Master	. 235
Slave Address Masking	. 235
Input Capture	
32-Bit Cascaded Mode	. 206
Operations	. 206
Synchronous and Trigger Modes	. 205
Input Capture with Dedicated Timers	. 205
Instruction Set	
Overview	. 353
Summary	. 351
Symbols Used in Opcode Descriptions	. 352
Interfacing Program and Data Spaces	69
Inter-Integrated Circuit. See I ² C.	. 233

Internet Address	
Interrupt Vector Table (IVT)	
Control and Status Registers	
Implemented Vectors	
Reset Sequence	
Setup and Service Procedures	143
Trap Vectors	
Vector Table	
J	
JTAG Interface	346
К	
Key Features	333

L

LCD Controller	
Liquid Crystal Display (LCD) Controller	

Μ

Memory Organization	41
Microchip Internet Web Site	
Modulator. See Data Signal Modulator.	249
MPLAB ASM30 Assembler, Linker, Librarian	348
MPLAB Integrated Development	
Environment Software	347
MPLAB PM3 Device Programmer	349
MPLAB REAL ICE In-Circuit Emulator System	349
MPLINK Object Linker/MPLIB Object Librarian	348

Ν

Near Data Space

0

On-Chip Voltage Regulator	
POR	
Standby Mode	
Oscillator Configuration	
Bit Values for Clock Selection	146
Clock Switching	150
Sequence	151
Control Registers	147
CPU Clocking Scheme	146
Initial Configuration on POR	146
Reference Clock Output	152
Secondary Oscillator (SOSC)	152
Output Compare	
32-Bit Cascaded Mode	211
Synchronous and Trigger Modes	211
Output Compare with Dedicated Timers	

Ρ

Packaging Details	
Marking	389
Peripheral Pin Select (PPS)	173
Available Peripherals and Pins	173
Configuration Control	176
Considerations for Use	177
Input Mapping	174
Mapping Exceptions	176
Output Mapping	175
Peripheral Priority	173
Registers	178

Pin Descriptions
121-Pin Devices (BGA)
Pinout Descriptions
Power-Saving Features
Clock Frequency and Clock Switching
Doze Mode
Instruction-Based Modes
Deep Sleep
Idle
Sleep 157
Low-Voltage
Retention Regulator
Vbat Mode 160
Product Identification System 416
Program Memory
Access Using Table Instructions
Address Construction 69
Address Space 41
Flash Configuration Words 42
Hard Memory Vectors 42
Memory Maps 41
Organization 42
Reading from Program Memory Using EDS
Program Verification
Pulse-Width Modulation (PWM) Mode
Pulse-Width Modulation. See PWM.
PWM
Duty Cycle and Period 214
Duty Cycle and Period
Duty Cycle and Period 214
R
R Real-Time Clock and Calendar (RTCC) 275
R Real-Time Clock and Calendar (RTCC) 275 Register Maps
R Real-Time Clock and Calendar (RTCC)
Real-Time Clock and Calendar (RTCC) 275 Register Maps ADC 56 Analog Configuration 57 Comparators 61 CPU Core 45 CRC 62 CTMU 57 Data Signal Modulator (DSM) 61
Real-Time Clock and Calendar (RTCC) 275 Register Maps ADC 56 Analog Configuration 57 Comparators 61 CPU Core 45 CRC 62 CTMU 57 Data Signal Modulator (DSM) 61 Deep Sleep 64
Real-Time Clock and Calendar (RTCC) 275 Register Maps ADC 56 Analog Configuration 57 Comparators 61 CPU Core 45 CRC 62 CTMU 57 Data Signal Modulator (DSM) 61 Deep Sleep 64 DMA 58
Real-Time Clock and Calendar (RTCC) 275 Register Maps ADC 56 Analog Configuration 57 Comparators 61 CPU Core 45 CRC 62 CTMU 57 Data Signal Modulator (DSM) 61 Deep Sleep 64 DMA 58 I ² C 51
Real-Time Clock and Calendar (RTCC) 275 Register Maps ADC 56 Analog Configuration 57 Comparators 61 CPU Core 45 CRC 62 CTMU 57 Data Signal Modulator (DSM) 61 Deep Sleep 64 DMA 58 I ² C 51 ICN 46
Real-Time Clock and Calendar (RTCC) 275 Register Maps ADC 56 Analog Configuration 57 Comparators 61 CPU Core 45 CRC 62 CTMU 57 Data Signal Modulator (DSM) 61 Deep Sleep 64 DMA 58 I ² C 51 ICN 46 Input Capture 49
Real-Time Clock and Calendar (RTCC) 275 Register Maps ADC 56 Analog Configuration 57 Comparators 61 CPU Core 45 CRC 62 CTMU 57 Data Signal Modulator (DSM) 61 Deep Sleep 64 DMA 58 I ² C 51 ICN 46 Input Capture 49 Interrupt Controller 47
Real-Time Clock and Calendar (RTCC) 275 Register Maps ADC 56 Analog Configuration 57 Comparators 61 CPU Core 45 CRC 62 CTMU 57 Data Signal Modulator (DSM) 61 Deep Sleep 64 DMA 58 I ² C 51 ICN 46 Input Capture 49 Interrupt Controller 47 LCD Controller 59
Real-Time Clock and Calendar (RTCC) 275 Register Maps ADC 56 Analog Configuration 57 Comparators 61 CPU Core 45 CRC 62 CTMU 57 Data Signal Modulator (DSM) 61 Deep Sleep 64 DMA 58 I ² C 51 ICN 46 Input Capture 49 Interrupt Controller 47 LCD Controller 59 NVM 64
Real-Time Clock and Calendar (RTCC) 275 Register Maps ADC 56 Analog Configuration 57 Comparators 61 CPU Core 45 CRC 62 CTMU 57 Data Signal Modulator (DSM) 61 Deep Sleep 64 DMA 58 I ² C 51 ICN 46 Input Capture 49 Interrupt Controller 59 NVM 64 Output Compare 50
Real-Time Clock and Calendar (RTCC) 275 Register Maps ADC 56 Analog Configuration 57 Comparators 61 CPU Core 45 CRC 62 CTMU 57 Data Signal Modulator (DSM) 61 Deep Sleep 64 DMA 58 I ² C 51 ICN 46 Input Capture 49 Interrupt Controller. 59 NVM 64 Output Compare 50 Pad Configuration 55
Real-Time Clock and Calendar (RTCC) 275 Register Maps ADC 56 Analog Configuration 57 Comparators 61 CPU Core 45 CRC 62 CTMU 57 Data Signal Modulator (DSM) 61 Deep Sleep 64 DMA 58 I ² C 51 ICN 46 Input Capture 49 Interrupt Controller. 57 NVM 64 Output Compare 50 Pad Configuration 55 Parallel Master/Slave Port 60
Real-Time Clock and Calendar (RTCC) 275 Register Maps ADC 56 Analog Configuration 57 Comparators 61 CPU Core 45 CRC 62 CTMU 57 Data Signal Modulator (DSM) 61 Deep Sleep 64 DMA 58 I ² C 51 ICN 46 Input Capture 49 Interrupt Controller. 47 LCD Controller 59 NVM 64 Output Compare 50 Pad Configuration 55 Parallel Master/Slave Port 60 Peripheral Pin Select 62
Real-Time Clock and Calendar (RTCC) 275 Register Maps ADC 56 Analog Configuration 57 Comparators 61 CPU Core 45 CRC 62 CTMU 57 Data Signal Modulator (DSM) 61 Deep Sleep 64 DMA 58 I ² C 51 ICN 46 Input Capture 49 Interrupt Controller. 47 LCD Controller 59 NVM 64 Output Compare 50 Pad Configuration 55 Parallel Master/Slave Port 60 Peripheral Pin Select 62 PMD 64
Real-Time Clock and Calendar (RTCC) 275 Register Maps ADC 56 Analog Configuration 57 Comparators 61 CPU Core 45 CRC 62 CTMU 57 Data Signal Modulator (DSM) 61 Deep Sleep 64 DMA 58 I ² C 51 ICN 46 Input Capture 49 Interrupt Controller. 47 LCD Controller 59 NVM 64 Output Compare 50 Pad Configuration 55 Parallel Master/Slave Port 60 Peripheral Pin Select 62 PMD 64 PORTA 53
Real-Time Clock and Calendar (RTCC) 275 Register Maps ADC 56 Analog Configuration 57 Comparators 61 CPU Core 45 CRC 62 CTMU 57 Data Signal Modulator (DSM) 61 Deep Sleep 64 DMA 58 I ² C 51 ICN 46 Input Capture 49 Interrupt Controller. 47 LCD Controller 59 NVM 64 Output Compare 50 Pad Configuration 55 Parallel Master/Slave Port 60 Peripheral Pin Select 62 PMD 64

 PORTD
 54

 PORTE
 54

 PORTF
 55

 PORTG
 55

 RTCC
 61

 SPI
 53

 System Control
 63

 Timers
 48

 UART
 52

Registers

egisters
AD1CHITH (ADC1 Scan Compare Hit,
High Word)
AD1CHITL (ADC1 Scan Compare Hit,
Low Word)
AD1CHS (ADC1 Sample Select)
AD1CON1 (ADC1 Control 1)
AD1CON2 (ADC1 Control 2)
AD1CON3 (ADC1 Control 3)
AD1CON4 (ADC1 Control 4)
AD1CON5 (ADC1 Control 5)
AD1CSSH (ADC1 Input Scan Select,
High Word)
AD1CSSL (ADC1 Input Scan Select,
Low Word)
AD1CTMENH (ADC1 CTMU Enable,
High Word)
AD1CTMENL (ADC1 CTMU Enable, Low Word)
ALCFGRPT (Alarm Configuration)
ALMINSEC (Alarm Minutes and
Seconds Value)
ALMTHDY (Alarm Month and Day Value)
ALWDHR (Alarm Weekday and Hours Value)
ANCFG (ADC Band Gap Reference)
ANSA (PORTA Analog Function Selection)169
ANSB (PORTB Analog Function Selection)169
ANSC (PORTC Analog Function Selection) 170
ANSD (PORTD Analog Function Selection) 170
ANSE (PORTE Analog Function Selection)171
ANSG (PORTG Analog Function Selection)171
CLKDIV (Clock Divider) 149
CMSTAT (Comparator Status)
CMxCON (Comparator x Control,
CMxCON (Comparator x Control, Comparators 1-3)
CMxCON (Comparator x Control, Comparators 1-3)318 CORCON (CPU Core Control)39, 100
CMxCON (Comparator x Control, Comparators 1-3)

IEC3 (Interrupt Enable Control 3) 117
IEC4 (Interrupt Enable Control 4) 118
IEC5 (Interrupt Enable Control 5)119
IEC6 (Interrupt Enable Control 6) 120
IEC7 (Interrupt Enable Control 7) 120
IFS0 (Interrupt Flag Status 0) 103
IFS1 (Interrupt Flag Status 1)
IFS2 (Interrupt Flag Status 2) 107
IFS3 (Interrupt Flag Status 3) 108
IFS4 (Interrupt Flag Status 4) 109
IFS5 (Interrupt Flag Status 5) 110
IFS6 (Interrupt Flag Status 6) 111
IFS7 (Interrupt Flag Status 7)
INTCON1 (Interrupt Control 1)
INTCON2 (Interrupt Control 2) 102
INTTREG (Interrupt Controller Test) 142
IPC0 (Interrupt Priority Control 0) 121
IPC1 (Interrupt Priority Control 1) 122
IPC10 (Interrupt Priority Control 10)
IPC11 (Interrupt Priority Control 11)
IPC12 (Interrupt Priority Control 12)
IPC13 (Interrupt Priority Control 13) 134
IPC15 (Interrupt Priority Control 15) 135
IPC16 (Interrupt Priority Control 16) 136
IPC18 (Interrupt Priority Control 18) 137
IPC19 (Interrupt Priority Control 19)
IPC2 (Interrupt Priority Control 2)
IPC20 (Interrupt Priority Control 20) 138
IPC21 (Interrupt Priority Control 21) 139
IPC22 (Interrupt Priority Control 22) 140
IPC25 (Interrupt Priority Control 25) 141
IPC29 (Interrupt Priority Control 29)141
IPC3 (Interrupt Priority Control 3)
IPC4 (Interrupt Priority Control 4)
IPC5 (Interrupt Priority Control 5) 126
IPC6 (Interrupt Priority Control 6) 127
IPC7 (Interrupt Priority Control 7) 128
IPC8 (Interrupt Priority Control 8) 129
IPC9 (Interrupt Priority Control 9) 130
LCDCON (LCD Control)
LCDCREG (LCD Charge Pump Control)
LCDDATAx (LCD Pixel Data x) 270
LCDPS (LCD Phase)
LCDREF (LCD Reference Ladder Control) 272
LCDSEx (LCD Segment x Enable)
MDCAR (Modulator Carrier Control)
MDCON (Modulator Control)
MDSRC (Modulator Source Control)
MINSEC (RTCC Minutes and Seconds Value)
MTHDY (RTCC Month and Day Value)
NVMCON (Flash Memory Control)
OCxCON1 (Output Compare x Control 1) 216
OCxCON2 (Output Compare x Control 2) 218
OSCCON (Oscillator Control) 147
OSCTUN (FRC Oscillator Tune)
PADCFG1 (Pad Configuration Control)
PMCON1 (EPMP Control 1) 255
PMCON2 (EPMP Control 2) 256
PMCON3 (EPMP Control 3) 257
PMCON4 (EPMP Control 4) 258
PMCSxBS (Chip Select x Base Address)
PMCSxCF (Chip Select x Configuration)
PMCSxMD (Chip Select x Mode)
PMSTAT (EPMP Status, Slave Mode)
1 IVIGTAT (EFIVIF Status, Slave IVIOUE)

RCFGCAL (RTCC Calibration	
and Configuration)278	3
RCON (Reset Control)90	
RCON2 (Reset and System Control 2) 164	ł
RCON2 (Reset Control 2)92	2
REFOCON (Reference Oscillator Control) 153	3
RPINR0 (PPS Input 0) 178	3
RPINR1 (PPS Input 1) 178	3
RPINR10 (PPS Input 10) 182	
RPINR11 (PPS Input 11) 182	
RPINR17 (PPS Input 17) 183	
RPINR18 (PPS Input 18) 183	
RPINR19 (PPS Input 19) 184	
RPINR2 (PPS Input 2) 179	
RPINR20 (PPS Input 20) 184	
RPINR21 (PPS Input 21) 185	
RPINR22 (PPS Input 22)	
RPINR23 (PPS Input 23)	
RPINR27 (PPS Input 27)	
RPINR3 (PPS Input 3)	
RPINR30 (PPS Input 30)	
RPINR31 (PPS Input 31)	
RPINR4 (PPS Input 4)	
RPINR7 (PPS Input 7)	
RPINR8 (PPS Input 8)	
RPINR9 (PPS Input 9)	
RPOR0 (PPS Output 0)	
RPOR1 (PPS Output 1)	
RPOR10 (PPS Output 10)	
RPOR11 (PPS Output 11)	
RPOR12 (PPS Output 12)	
RPOR13 (PPS Output 13)	
RPOR15 (PPS Output 15)	
RPOR2 (PPS Output 2)	
RPOR3 (PPS Output 3)	
RPOR4 (PPS Output 4)	
RPOR5 (PPS Output 5)	
RPOR6 (PPS Output 6)	
RPOR7 (PPS Output 7)191	
RPOR8 (PPS Output 8)	
RPOR9 (PPS Output 9)	
RTCCSWT (Power Control and Sample	
Window Timer)	5
RTCPWC (RTCC Power Control)	
SPIxCON1 (SPIx Control 1)226	5
SPIxCON2 (SPIx Control 2)	
SPIxSTAT (SPIx Status and Control)	ŀ
SR (ALU STATUS)	
T1CON (Timer1 Control)198	
TxCON (Timer2 and Timer4 Control)	
TyCON (Timer3 and Timer5 Control)	3
UxMODE (UARTx Mode)	
UxSTA (UARTx Status and Control)246	
WKDYHR (RTCC Weekday and Hours Value)	
YEAR (RTCC Year Value)282	2
Resets	
BOR (Brown-out Reset)	
Brown-out Reset (BOR)93	
Clock Source Selection	
CM (Configuration Mismatch Reset)89	
Delay Times	
Device Times	
IOPUWR (Illegal Opcode Reset)	
MCLR (Pin Reset) 89	,

POR (Power-on Reset)	
RCON Flags, Operation	
SFR States	
SWR (RESET Instruction)	
TRAPR (Trap Conflict Reset)	
UWR (Uninitialized W Register Reset)	
WDT (Watchdog Timer Reset)	
Revision History	
RTCC	
Alarm Configuration	287
Alarm Mask Settings (figure)	
Calibration	
Clock Source Selection	
Control Registers	
Power Control	
Register Mapping	
Source Clock	
VBAT Operation	
Write Lock	277

S

Selective Peripheral Power Control Serial Peripheral Interface (SPI)	
Serial Peripheral Interface. See SPI.	
•	
SFR Space	44
Software Simulator (MPLAB SIM)	349
Software Stack	68
Special Features	12
SPI	221

т

Timer1	197
Timer2/3 and Timer4/5	199
Timing Diagrams	
CLKO and I/O Timing	372
External Clock	370
I2Cx Bus Data (Master Mode)	377
I2Cx Bus Data (Slave Mode)	378
I2Cx Bus Start/Stop Bits (Master Mode)	376
I2Cx Bus Start/Stop Bits (Slave Mode)	378
ICx (Input Capture Mode)	375
Input Capture x	
Output Compare x	375
PWM Requirements	375
SPIx Master Mode (CKE = 0)	380
SPIx Slave Mode (CKE = 0)	382
SPIx Slave Mode (CKE = 1)	383
Timer1/2/3/4/5 External Clock Input	374
UARTx Baud Rate Generator Output	384
UARTx Start Bit Edge Detection	384
Timing Requirements	
I2Cx Bus Data (Master Mode)	377
I2Cx Bus Data (Slave Mode)	379
I2Cx Bus Start/Stop Bits (Master Mode)	376
I2Cx Bus Start/Stop Bits (Slave Mode)	378
Input Capture x	
Output Compare 1	375
PWM	
SPIx Master Mode (CKE = 0)	380
SPIx Slave Mode (CKE = 0)	
SPIx Slave Mode (CKE = 1)	
Timer1/2/3/4/5 External Clock Input	374
Triple Comparator	
Triple Comparator Module	

U

UART	
Operation of UxCTS and UxRTS Pins	
Receiving	
8-Bit or 9-Bit Data Mode243	
Transmitting	
8-Bit Data Mode243	
9-Bit Data Mode243	
Break and Sync Sequence243	
Universal Asynchronous Receiver Transmitter. See UART.	

W

Watchdog Timer (WDT)	
Control Register	
Windowed Operation	
WWW Address	
WWW, On-Line Support	10

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Product Group Pin Count Tape and Reel FI		Exa a) b) c)	amples: PIC24FJ64GA306-I/MR: PIC24F device with LCD Controller and XLP Technology, 64-Kbyte program memory, 64-pin, Industrial temp., QFN package. PIC24FJ128GA308-I/PT: PIC24F device with LCD Controller and XLP Technology, 128-Kbyte program memory, 80-pin, Industrial temp., TQFP package. PIC24F device with LCD Controller and XLP Technology, 128-Kbyte program memory, 121-pin, Industrial temp., BGA package.
Architecture	24 = 16-bit modified Harvard without DSP		
Flash Memory Family	FJ = Flash program memory		
Product Group	GA3 = General purpose microcontrollers with LCD Controller and XLP Technology		
Pin Count	06 = 64-pin 08 = 80-pin 10 = 100-pin (TQFP) and 121-pin (BGA)		
Temperature Range	I = -40° C to $+85^{\circ}$ C (Industrial)		
Package	BG = 121-pin (10x10x1.4 mm) BGA package PT = 100-lead (12x12x1 mm) TQFP (Thin Quad Flatpack) PF = 100-lead (14x14x1 mm) TQFP (Thin Quad Flatpack) PT = 80-pin (12x12x1 mm) TQFP (Thin Quad Flatpack) PT = 64-lead (10x10x1 mm) TQFP (Thin Quad Flatpack) MR = 64-lead (9x9x0.9 mm) QFN (Quad Flatpack, No Lead)		
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample		

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2010-2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-62077-988-0

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

03/13/14