

32-bit Microcontrollers (up to 512 KB Flash and 128 KB SRAM) with Graphics Interface, USB, CAN, and Ethernet

Operating Conditions

2.3V to 3.6V, -40°C to +105°C, DC to 80 MHz

Core: 80 MHz/105 DMIPS MIPS32[®] M4K[®]

- MIPS16e[®] mode for up to 40% smaller code size
- · Code-efficient (C and Assembly) architecture
- Single-cycle (MAC) 32x16 and two-cycle 32x32 multiply

Clock Management

- · 0.9% internal oscillator (on some variants)
- · Programmable PLLs and oscillator clock sources
- Fail-Safe Clock Monitor (FSCM)
- · Independent Watchdog Timer
- · Fast wake-up and start-up

Power Management

- Low-power management modes (Sleep and Idle)
- · Integrated Power-on Reset, Brown-out Reset
- 0.5 mA/MHz dynamic current (typical)
- 41 µA IPD current (typical)

Graphics Features

- External graphics interface with up to 34 Parallel Master Port (PMP) pins:
 - Interface to external graphics controller
 - Capable of driving LCD directly with DMA and internal or external memory

Analog Features

- ADC Module:
 - 10-bit 1 Msps rate with one Sample and Hold (S&H)
 - 16 analog inputs
 - Can operate during Sleep mode
- · Flexible and independent ADC trigger sources
- Comparators:
 - Two dual-input Comparator modules
 - Programmable references with 32 voltage points

Timers/Output Compare/Input Capture

- Five General Purpose Timers:
- Five 16-bit and up to two 32-bit Timers/Counters
- Five Output Compare (OC) modules
- Five Input Capture (IC) modules
- · Real-Time Clock and Calendar (RTCC) module

Communication Interfaces

- USB 2.0-compliant Full-Speed OTG controller
- 10/100 Mbps Ethernet MAC with MII and RMII interface
- · CAN module: - 2.0B Active with DeviceNet[™] addressing support
- Six UART modules (20 Mbps): Supports LIN 2.1 protocols and IrDA[®] support
- Up to four 4-wire SPI modules (25 Mbps)
- Up to five I²C modules (up to 1 Mbaud) with SMBus support
- Parallel Master Port (PMP)

Direct Memory Access (DMA)

- Up to eight channels of hardware DMA with automatic data size detection
- 32-bit Programmable Cyclic Redundancy Check (CRC)
- Six additional channels dedicated to USB, Ethernet and CAN modules

Input/Output

- 15 mA or 10 mA source/sink for standard VOH/VOL and up to 22 mA for non-standard VOH1
- 5V-tolerant pins
- · Selectable open drain and pull-ups
- External interrupts

Qualification and Class B Support

- AEC-Q100 REVH (Grade 2 -40°C to +105°C)
- Class B Safety Library, IEC 60730

Debugger Development Support

- In-circuit and in-application programming
- 4-wire MIPS[®] Enhanced JTAG interface
- · Unlimited program and six complex data breakpoints
- IEEE 1149.2-compatible (JTAG) boundary scan

Packages

Туре	QFN		TQFP	TFBGA	VTLA	
Pin Count	64	64	100	100	121	124
I/O Pins (up to)	51	51	83	83	83	83
Contact/Lead Pitch	0.50	0.50	0.40	0.50	0.80	0.50
Dimensions	9x9x0.9	10x10x1	12x12x1	14x14x1	10x10x1.1	9x9x0.9

Note: All dimensions are in millimeters (mm) unless specified.

TABLE 1:PIC32MX5XX USB AND CAN FEATURES

					U	SB and	I CAN									
Device	Pins	Program Memory (KB)	Data Memory (KB)	ASU	CAN	Timers/Capture/Compare	DMA Channels (Programmable/Dedicated)	UART ^(2,3)	Spl ⁽³⁾	I ² C ⁽³⁾	10-bit 1 Msps ADC (Channels)	Comparators	PMP/PSP	JTAG	Trace	Packages ⁽⁴⁾
PIC32MX534F064H	64	64 + 12 ⁽¹⁾	16	1	1	5/5/5	4/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX564F064H	64	64 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX564F128H	64	128 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX575F256H	64	256 + 12 ⁽¹⁾	64	1	1	5/5/5	8/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX575F512H	64	512 + 12 (1)	64	1	1	5/5/5	8/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX534F064L	100	64 + 12 ⁽¹⁾	16	1	1	5/5/5	4/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX564F064L	100	64 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX564F128L	100	128 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX575F256L	100	256 + 12 ⁽¹⁾	64	1	1	5/5/5	8/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX575F512L	100	512 + 12 ⁽¹⁾	64	1	1	5/5/5	8/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
Legend: PF, PT = 7	TQFP	MR = Q	FN		BG =	TFBG/	A	TL =	VTLA	(5)			•			

Note 1: This device features 12 KB boot Flash memory.

2: CTS and RTS pins may not be available for all UART modules. Refer to the "Device Pin Tables" section for more information.

3: Some pins between the UART, SPI and I²C modules may be shared. Refer to the "Device Pin Tables" section for more information.

4: Refer to 34.0 "Packaging Information" for more information.

5: 100-pin devices in the VTLA package are available upon request. Please contact your local Microchip Sales Office for details.

	USB and Ethernet															
Device	Pins	Program Memory (KB)	Data Memory (KB)	USB	Ethernet	Timers/Capture/Compare	DMA Channels (Programmable/Dedicated)	UART ^(2,3)	SPI ⁽³⁾	I ² C ⁽³⁾	10-bit 1 Msps ADC (Channels)	Comparators	dSP/PMP	JTAG	Trace	Packages ⁽⁴⁾
PIC32MX664F064H	64	64 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX664F128H	64	128 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX675F256H	64	256 + 12 ⁽¹⁾	64	1	1	5/5/5	8/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX675F512H	64	512 + 12 ⁽¹⁾	64	1	1	5/5/5	8/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX695F512H	64	512 + 12 ⁽¹⁾	128	1	1	5/5/5	8/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX664F064L	100	64 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX664F128L	100	128 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX675F256L	100	256 + 12 ⁽¹⁾	64	1	1	5/5/5	8/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX675F512L	100	512 + 12 ⁽¹⁾	64	1	1	5/5/5	8/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG, TL
PIC32MX695F512L	100	512 + 12 ⁽¹⁾	128	1	1	5/5/5	8/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG, TL
Legend: PF, PT =	Legend: PF, PT = TQFP MR = QFN BG = TFBGA TL = VTLA ⁽⁵⁾															

TABLE 2:	PIC32MX6XX USB AND ETHERNET FEA	TURES

Legend: PF, PT = TQFP MR = QFN BG = Note 1: This device features 12 KB boot Flash memory.

2: CTS and RTS pins may not be available for all UART modules. Refer to the "Device Pin Tables" section for more information.

3: Some pins between the UART, SPI and I²C modules may be shared. Refer to the "Device Pin Tables" section for more information.

4: Refer to 34.0 "Packaging Information" for more information.

5: 100-pin devices other than those listed here are available in the VTLA package upon request. Please contact your local Microchip Sales Office for details.

	USB, Ethernet, and CAN																
Device	Pins	Program Memory (KB)	Data Memory (KB)	USB	Ethernet	CAN	Timers/Capture/Compare	DMA Channels (Programmable/Dedicated)	UART ^(2,3)	SPI ⁽³⁾	I ² C ⁽³⁾	10-bit 1 Msps ADC (Channels)	Comparators	dSd/dMd	JTAG	Trace	Packages ⁽⁴⁾
PIC32MX764F128H	64	128 + 12 ⁽¹⁾	32	1	1	1	5/5/5	4/8	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX775F256H	64	256 + 12 ⁽¹⁾	64	1	1	2	5/5/5	8/8	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX775F512H	64	512 + 12 ⁽¹⁾	64	1	1	2	5/5/5	8/8	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX795F512H	64	512 + 12 ⁽¹⁾	128	1	1	2	5/5/5	8/8	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX764F128L	100	128 + 12 ⁽¹⁾	32	1	1	1	5/5/5	4/6	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX775F256L	100	256 + 12 ⁽¹⁾	64	1	1	2	5/5/5	8/8	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX775F512L	100	512 + 12 ⁽¹⁾	64	1	1	2	5/5/5	8/8	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX795F512L	100	512 + 12 ⁽¹⁾	128	1	1	2	5/5/5	8/8	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG, TL
Legend: PF, PT =	TQFF	P MR = C	QFN		BG	G = TF	BGA		TL = \	/TLA	5)						

TABLE 3: PIC32MX7XX USB, ETHERNET, AND CAN FEATURES

Note 1: This device features 12 KB boot Flash memory.

2: CTS and RTS pins may not be available for all UART modules. Refer to the "Device Pin Tables" section for more information.

3: Some pins between the UART, SPI and I²C modules may be shared. Refer to the "Device Pin Tables" section for more information.

4: Refer to Section 34.0 "Packaging Information" for more information.

5: 100-pin devices other than those listed here are available in the VTLA package upon request. Please contact your local Microchip Sales Office for details.

Device Pin Tables

TABLE 4: PIN NAMES FOR 64-PIN USB AND CAN DEVICES

64-	-PIN QFN ⁽²⁾ AND TQFP (TOP VIEW) PIC32MX534F064H PIC32MX564F064H PIC32MX564F128H PIC32MX575F256H PIC32MX575F512H	MICROCHIP MICROCHIP MICROCHIP	MICROCHIP MICROCHIP 64 TQFP
Pin #	Full Pin Name	Pin #	Full Pin Name
1	PMD5/RE5	33	USBID/RF3
2	PMD6/RE6	34	VBUS
3	PMD7/RE7	35	VUSB3V3
4	SCK2/U6TX/U3RTS/PMA5/CN8/RG6	36	D-/RG3
5	SDA4/SDI2/U3RX/PMA4/CN9/RG7	37	D+/RG2
6	SCL4/SDO2/U3TX/PMA3/CN10/RG8	38	Vdd
7	MCLR	39	OSC1/CLKI/RC12
8	SS2/U6RX/U3CTS/PMA2/CN11/RG9	40	OSC2/CLKO/RC15
9	Vss	41	Vss
10	Vdd	42	RTCC/IC1/INT1/RD8
11	AN5/C1IN+/VBUSON/CN7/RB5	43	SS3/U4RX/U1CTS/SDA1/IC2/INT2/RD9
12	AN4/C1IN-/CN6/RB4	44	SCL1/IC3/PMCS2/PMA15/INT3/RD10
13	AN3/C2IN+/CN5/RB3	45	IC4/PMCS1/PMA14/INT4/RD11
14	AN2/C2IN-/CN4/RB2	46	OC1/INT0/RD0
15	PGEC1/AN1/VREF-/CVREF-/CN3/RB1	47	SOSCI/CN1/RC13
16	PGED1/AN0/VREF+/CVREF+/PMA6/CN2/RB0	48	SOSCO/T1CK/CN0/RC14
17	PGEC2/AN6/OCFA/RB6	49	SCK3/U4TX/U1RTS/OC2/RD1
18	PGED2/AN7/RB7	50	SDA3/SDI3/U1RX/OC3/RD2
19	AVDD	51	SCL3/SDO3/U1TX/OC4/RD3
20	AVss	52	OC5/IC5/PMWR/CN13/RD4
21	AN8/SS4/U5RX/U2CTS/C1OUT/RB8	53	PMRD/CN14/RD5
22	AN9/C2OUT/PMA7/RB9	54	CN15/RD6
23	TMS/AN10/CVREFOUT/PMA13/RB10	55	CN16/RD7
24	TDO/AN11/PMA12/RB11	56	VCAP
25	Vss	57	Vdd
26	Vdd	58	C1RX/RF0
27	TCK/AN12/PMA11/RB12	59	C1TX/RF1
28	TDI/AN13/PMA10/RB13	60	PMD0/RE0
29	AN14/SCK4/U5TX/U2RTS/PMALH/PMA1/RB14	61	PMD1/RE1
30	AN15/OCFB/PMALL/PMA0/CN12/RB15	62	PMD2/RE2
31	AC1TX/SDA5/SDI4/U2RX/PMA9/CN17/RF4	63	PMD3/RE3
32	AC1RX/SCL5/SDO4/U2TX/PMA8/CN18/RF5	64	PMD4/RE4

Note 1: Shaded pins are 5V tolerant.

2: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.

TABLE 5: PIN NAMES FOR 64-PIN USB AND ETHERNET DEVICES

64-PIN QFN⁽²⁾ AND TQFP (TOP VIEW)

PIC32MX664F064H PIC32MX664F128H PIC32MX675F256H PIC32MX675F512H PIC32MX695F512H



QFN⁽²⁾



'in #	Full Pin Name	Pin #	Full Pin Name
1	ETXEN/PMD5/RE5	33	USBID/RF3
2	ETXD0/PMD6/RE6	34	VBUS
3	ETXD1/PMD7/RE7	35	VUSB3V3
4	SCK2/U6TX/U3RTS/PMA5/CN8/RG6	36	D-/RG3
5	SDA4/SDI2/U3RX/PMA4/CN9/RG7	37	D+/RG2
6	SCL4/SDO2/U3TX/PMA3/CN10/RG8	38	Vdd
7	MCLR	39	OSC1/CLKI/RC12
8	SS2/U6RX/U3CTS/PMA2/CN11/RG9	40	OSC2/CLKO/RC15
9	Vss	41	Vss
10	Vdd	42	RTCC/AERXD1/ETXD3/IC1/INT1/RD8
11	AN5/C1IN+/VBUSON/CN7/RB5	43	AERXD0/ETXD2/SS3/U4RX/U1CTS/SDA1/IC2/INT2/RD9
12	AN4/C1IN-/CN6/RB4	44	ECOL/AECRSDV/SCL1/IC3/PMCS2/PMA15/INT3/RD10
13	AN3/C2IN+/CN5/RB3	45	ECRS/AEREFCLK/IC4/PMCS1/PMA14/INT4/RD11
14	AN2/C2IN-/CN4/RB2	46	OC1/INT0/RD0
15	PGEC1/AN1/VREF-/CVREF-/CN3/RB1	47	SOSCI/CN1/RC13
16	PGED1/AN0/VREF+/CVREF+/PMA6/CN2/RB0	48	SOSCO/T1CK/CN0/RC14
17	PGEC2/AN6/OCFA/RB6	49	EMDIO/AEMDIO/SCK3/U4TX/U1RTS/OC2/RD1
18	PGED2/AN7/RB7	50	SDA3/SDI3/U1RX/OC3/RD2
19	AVdd	51	SCL3/SDO3/U1TX/OC4/RD3
20	AVss	52	OC5/IC5/PMWR/CN13/RD4
21	AN8/SS4/U5RX/U2CTS/C1OUT/RB8	53	PMRD/CN14/RD5
22	AN9/C2OUT/PMA7/RB9	54	AETXEN/ETXERR/CN15/RD6
23	TMS/AN10/CVREFOUT/PMA13/RB10	55	ETXCLK/AERXERR/CN16/RD7
24	TDO/AN11/PMA12/RB11	56	VCAP
25	Vss	57	VDD
26	Vdd	58	AETXD1/ERXD3/RF0
27	TCK/AN12/PMA11/RB12	59	AETXD0/ERXD2/RF1
28	TDI/AN13/PMA10/RB13	60	ERXD1/PMD0/RE0
29	AN14/SCK4/U5TX/U2RTSU2RTS/PMALH/PMA1/RB14	61	ERXD0/PMD1/RE1
30	AN15/EMDC/AEMDC/OCFB/PMALL/PMA0/CN12/RB15	62	ERXDV/ECRSDV/PMD2/RE2
31	SDA5/SDI4/U2RX/PMA9/CN17/RF4	63	ERXCLK/EREFCLK/PMD3/RE3
32	SCL5/SDO4/U2TX/PMA8/CN18/RF5	64	ERXERR/PMD4/RE4

Note 1: Shaded pins are 5V tolerant.

2: The metal plane at the bottom of the QFN device is not connected to any pins and is recommended to be connected to Vss externally.

TABLE 6: PIN NAMES FOR 64-PIN USB, ETHERNET, AND CAN DEVICES

64-PIN QFN⁽³⁾ AND TQFP (TOP VIEW)

PIC32MX764F128H PIC32MX775F256H PIC32MX775F512H PIC32MX795F512H



QFN⁽³⁾



Pin #	Full Pin Name
1	ETXEN/PMD5/RE5
2	ETXD0/PMD6/RE6
3	ETXD1/PMD7/RE7
4	SCK2/U6TX/U3RTS/PMA5/CN8/RG6
5	SDA4/SDI2/U3RX/PMA4/CN9/RG7
6	SCL4/SDO2/U3TX/PMA3/CN10/RG8
7	MCLR
8	SS2/U6RX/U3CTS/PMA2/CN11/RG9
9	Vss
10	Vdd
11	AN5/C1IN+/VBUSON/CN7/RB5
12	AN4/C1IN-/CN6/RB4
13	AN3/C2IN+/CN5/RB3
14	AN2/C2IN-/CN4/RB2
15	PGEC1/AN1/VREF-/CVREF-/CN3/RB1
16	PGED1/AN0/VREF+/CVREF+/PMA6/CN2/RB0
17	PGEC2/AN6/OCFA/RB6
18	PGED2/AN7/RB7
19	AVdd
20	AVss
21	AN8/C2TX ⁽²⁾ /SS4/U5RX/U2CTS/C1OUT/RB8
22	AN9/C2OUT/PMA7/RB9
23	TMS/AN10/CVREFOUT/PMA13/RB10
24	TDO/AN11/PMA12/RB11
25	Vss
26	Vdd
27	TCK/AN12/PMA11/RB12
28	TDI/AN13/PMA10/RB13
29	AN14/C2RX ⁽²⁾ /SCK4/U5TX/U2RTS/PMALH/PMA1/RB14
30	AN15/EMDC/AEMDC/OCFB/PMALL/PMA0/CN12/RB15
31	AC1TX/SDA5/SDI4/U2RX/PMA9/CN17/RF4
32	AC1RX/SCL5/SDO4/U2TX/PMA8/CN18/RF5
Note	1: Shaded pins are 5V tolerant.

Pin #	Full Pin Name
33	USBID/RF3
34	VBUS
35	VUSB3V3
36	D-/RG3
37	D+/RG2
38	Vdd
39	OSC1/CLKI/RC12
40	OSC2/CLKO/RC15
41	Vss
42	RTCC/AERXD1/ETXD3/IC1/INT1/RD8
43	AERXD0/ETXD2/SS3/U4RX/U1CTS/SDA1/IC2/INT2/RD9
44	ECOL/AECRSDV/SCL1/IC3/PMCS2/PMA15/INT3/RD10
45	ECRS/AEREFCLK/IC4/PMCS1/PMA14/INT4/RD11
46	OC1/INT0/RD0
47	SOSCI/CN1/RC13
48	SOSCO/T1CK/CN0/RC14
49	EMDIO/AEMDIO/SCK3/U4TX/U1RTS/OC2/RD1
50	SDA3/SDI3/U1RX/OC3/RD2
51	SCL3/SDO3/U1TX/OC4/RD3
52	OC5/IC5/PMWR/CN13/RD4
53	PMRD/CN14/RD5
54	AETXEN/ETXERR/CN15/RD6
55	ETXCLK/AERXERR/CN16/RD7
56	VCAP
57	VDD
58	C1RX/AETXD1/ERXD3/RF0
59	C1TX/AETXD0/ERXD2/RF1
60	ERXD1/PMD0/RE0
61	ERXD0/PMD1/RE1
62	ERXDV/ECRSDV/PMD2/RE2
63	ERXCLK/EREFCLKPMD3/RE3
64	ERXERR/PMD4/RE4

te 1: Shaded pins are 5V tolerant.

2: This pin is not available on PIC32MX765F128H devices.

3: The metal plane at the bottom of the QFN device is not connected to any pins and is recommended to be connected to Vss externally.

TABLE 7: PIN NAMES FOR 100-PIN USB AND CAN DEVICES

100-PIN TQFP (TOP VIEW)

PIC32MX534F064L PIC32MX564F064L PIC32MX564F128L PIC32MX575F512L PIC32MX575F256L



Pin #	Full Pin Name	Pin	n #	Full Pin Name	
1	RG15	36	6	Vss	
2	Vdd	37	7	VDD	
3	PMD5/RE5	38	8	TCK/RA1	
4	PMD6/RE6	39	9	AC1TX/SCK4/U5TX/U2RTS/RF13	
5	PMD7/RE7	40	-0	AC1RX/SS4/U5RX/U2CTS/RF12	
6	T2CK/RC1	4	1	AN12/PMA11/RB12	
7	T3CK/RC2	42	2	AN13/PMA10/RB13	
8	T4CK/RC3	43	3	AN14/PMALH/PMA1/RB14	
9	T5CK/SDI1/RC4	44	4	AN15/OCFB/PMALL/PMA0/CN12/RB15	
10	SCK2/U6TX/U3RTS/PMA5/CN8/RG6	45	5	Vss	
11	SDA4/SDI2/U3RX/PMA4/CN9/RG7	46	6	VDD	
12	SCL4/SDO2/U3TX/PMA3/CN10/RG8	47	7	SS3/U4RX/U1CTS/CN20/RD14	
13	MCLR	48	8	SCK3/U4TX/U1RTS/CN21/RD15	
14	SS2/U6RX/U3CTS/PMA2/CN11/RG9	49	.9	SDA5/SDI4/U2RX/PMA9/CN17/RF4	
15	Vss	50	0	SCL5/SDO4/U2TX/PMA8/CN18/RF5	
16	Vdd	51	51	USBID/RF3	
17	TMS/RA0	52	2	SDA3/SDI3/U1RX/RF2	
18	INT1/RE8	53	3	SCL3/SDO3/U1TX/RF8	
19	INT2/RE9	54	4	VBUS	
20	AN5/C1IN+/VBUSON/CN7/RB5	55	5	VUSB3V3	
21	AN4/C1IN-/CN6/RB4	56	6	D-/RG3	
22	AN3/C2IN+/CN5/RB3	57	7	D+/RG2	
23	AN2/C2IN-/CN4/RB2	58	8	SCL2/RA2	
24	PGEC1/AN1/CN3/RB1	59	9	SDA2/RA3	
25	PGED1/AN0/CN2/RB0	60	60	TDI/RA4	
26	PGEC2/AN6/OCFA/RB6	6	51	TDO/RA5	
27	PGED2/AN7/RB7	62	52	VDD	
28	Vref-/CVref-/PMA7/RA9	63	3	OSC1/CLKI/RC12	
29	VREF+/CVREF+/PMA6/RA10	64	4	OSC2/CLKO/RC15	
30	AVdd	65	5	Vss	
31	AVss	66	6	SCL1/INT3/RA14	
32	AN8/C1OUT/RB8	67	57	SDA1/INT4/RA15	
33	AN9/C2OUT/RB9	68	8	RTCC/IC1/RD8	
34	AN10/CVREFOUT/PMA13/RB10	69	9	SS1/IC2/RD9	
35	AN11/PMA12/RB11	70	0	SCK1/IC3/PMCS2/PMA15/RD10	

TABLE 7: PIN NAMES FOR 100-PIN USB AND CAN DEVICES (CONTINUED)

10	0-PIN TQFP (TOP VIEW) PIC32MX534F064L PIC32MX564F064L PIC32MX564F128L PIC32MX575F512L PIC32MX575F256L		
Pin #	Full Pin Name	Pin #	Full Pin Name
71	IC4/PMCS1/PMA14/RD11	86	Vdd
72	SDO1/OC1/INT0/RD0	87	C1RX/PMD11/RF0
73	SOSCI/CN1/RC13	88	C1TX/PMD10/RF1
74	SOSCO/T1CK/CN0/RC14	89	PMD9/RG1
75	Vss	90	PMD8/RG0
76	OC2/RD1	91	TRCLK/RA6
77	OC3/RD2	92	TRD3/RA7
78	OC4/RD3	93	PMD0/RE0
79	IC5/PMD12/RD12	94	PMD1/RE1
80	PMD13/CN19/RD13	95	TRD2/RG14
81	OC5/PMWR/CN13/RD4	96	TRD1/RG12
82	PMRD/CN14/RD5	97	TRD0/RG13
83	PMD14/CN15/RD6	98	PMD2/RE2
84	PMD15/CN16/RD7	99	PMD3/RE3
85	VCAP	100	PMD4/RE4

TABLE 8: PIN NAMES FOR 100-PIN USB AND ETHERNET DEVICES

100-PIN TQFP (TOP VIEW)

PIC32MX664F064L PIC32MX664F128L PIC32MX675F256L PIC32MX675F512L PIC32MX695F512L



Pin #	Full Pin Name
1	AERXERR/RG15
2	VDD
3	PMD5/RE5
4	PMD6/RE6
5	PMD7/RE7
6	T2CK/RC1
7	T3CK/RC2
8	T4CK/RC3
9	T5CK/SDI1/RC4
10	ECOL/SCK2/U6TX/U3RTS/PMA5/CN8/RG6
11	ECRS/SDA4/SDI2/U3RX/PMA4/CN9/RG7
12	ERXDV/AERXDV/ECRSDV/AECRSDV/SCL4/SDO2/U3TX/PMA3/CN10/RG8
13	MCLR
14	ERXCLK/AERXCLK/EREFCLK/AEREFCLK/SS2/U6RX/U3CTS/PMA2/CN11/RG9
15	Vss
16	VDD
17	TMS/RA0
18	AERXD0/INT1/RE8
19	AERXD1/INT2/RE9
20	AN5/C1IN+/VBUSON/CN7/RB5
21	AN4/C1IN-/CN6/RB4
22	AN3/C2IN+/CN5/RB3
23	AN2/C2IN-/CN4/RB2
24	PGEC1/AN1/CN3/RB1
25	PGED1/AN0/CN2/RB0
26	PGEC2/AN6/OCFA/RB6
27	PGED2/AN7/RB7
28	Vref-/CVref-/AERXD2/PMA7/RA9
29	VREF+/CVREF+/AERXD3/PMA6/RA10
30	AVDD
31	AVss
32	AN8/C1OUT/RB8
33	AN9/C2OUT/RB9
34	AN10/CVREFOUT/PMA13/RB10
35	AN11/ERXERR/AETXERR/PMA12/RB11

Pin #	Full Pin Name
36	Vss
37	Vdd
38	TCK/RA1
39	SCK4/U5TX/U2RTS/RF13
40	SS4/U5RX/U2CTS/RF12
41	AN12/ERXD0/AECRS/PMA11/RB12
42	AN13/ERXD1/AECOL/PMA10/RB13
43	AN14/ERXD2/AETXD3/PMALH/PMA1/RB14
44	AN15/ERXD3/AETXD2/OCFB/PMALL/PMA0/CN12/RB15
45	Vss
46	VDD
47	AETXD0/SS3/U4RX/U1CTS/CN20/RD14
48	AETXD1/SCK3/U4TX/U1RTS/CN21/RD15
49	SDA5/SDI4/U2RX/PMA9/CN17/RF4
50	SCL5/SDO4/U2TX/PMA8/CN18/RF5
51	USBID/RF3
52	SDA3/SDI3/U1RX/RF2
53	SCL3/SDO3/U1TX/RF8
54	VBUS
55	VUSB3V3
56	D-/RG3
57	D+/RG2
58	SCL2/RA2
59	SDA2/RA3
60	TDI/RA4
61	TDO/RA5
62	Vdd
63	OSC1/CLKI/RC12
64	OSC2/CLKO/RC15
65	Vss
66	AETXCLK/SCL1/INT3/RA14
67	AETXEN/SDA1/INT4/RA15
68	RTCC/EMDIO/AEMDIO/IC1/RD8
69	SS1/IC2/RD9
70	SCK1/IC3/PMCS2/PMA15/RD10

TABLE 8: PIN NAMES FOR 100-PIN USB AND ETHERNET DEVICES (CONTINUED)

100-PIN TQFP (TOP VIEW)

PIC32MX664F064L PIC32MX664F128L PIC32MX675F256L PIC32MX675F512L PIC32MX695F512L



Pin #	Full Pin Name	Pin #	ŧ	Full Pin Name
71	EMDC/AEMDC/IC4/PMCS1/PMA14/RD11	86	VDD	D
72	SDO1/OC1/INT0/RD0	87	ET)	XD1/PMD11/RF0
73	SOSCI/CN1/RC13	88	ET)	XD0/PMD10/RF1
74	SOSCO/T1CK/CN0/RC14	89	ETX	XERR/PMD9/RG1
75	Vss	90	PM	ID8/RG0
76	OC2/RD1	91	TR	CLK/RA6
77	OC3/RD2	92	TRI	D3/RA7
78	OC4/RD3	93	PM	ID0/RE0
79	ETXD2/IC5/PMD12/RD12	94	PM	ID1/RE1
80	ETXD3/PMD13/CN19/RD13	95	TRI	D2/RG14
81	OC5/PMWR/CN13/RD4	96	TRI	D1/RG12
82	PMRD/CN14/RD5	97	TRI	D0/RG13
83	ETXEN/PMD14/CN15/RD6	98	PM	ID2/RE2
84	ETXCLK/PMD15/CN16/RD7	99	PM	ID3/RE3
85	VCAP/VDDCORE	100	PM	ID4/RE4

PIN NAMES FOR 100-PIN USB, ETHERNET, AND CAN DEVICES TABLE 9:

100-PIN TQFP (TOP VIEW)

PIC32MX764F128L PIC32MX775F256L PIC32MX775F512L PIC32MX795F512L



Pin #	Full Pin Name
1	AERXERR/RG15
2	Vdd
3	PMD5/RE5
4	PMD6/RE6
5	PMD7/RE7
6	T2CK/RC1
7	T3CK/AC2TX ⁽¹⁾ /RC2
8	T4CK/AC2RX ⁽¹⁾ /RC3
9	T5CK/SDI1/RC4
10	ECOL/SCK2/U6TX/U3RTS/PMA5/CN8/RG6
11	ECRS/SDA4/SDI2/U3RX/PMA4/CN9/RG7
12	ERXDV/AERXDV/ECRSDV/AECRSDV/SCL4/SDO2/U3TX/PMA3/CN10/RG8
13	MCLR
14	ERXCLK/AERXCLK/EREFCLK/AEREFCLK/SS2/U6RX/U3CTS/PMA2/CN11/RG9
15	Vss
16	Vdd
17	TMS/RA0
18	AERXD0/INT1/RE8
19	AERXD1/INT2/RE9
20	AN5/C1IN+//buson/CN7/RB5
21	AN4/C1IN-/CN6/RB4
22	AN3/C2IN+/CN5/RB3
23	AN2/C2IN-/CN4/RB2
24	PGEC1/AN1/CN3/RB1
25	PGED1/AN0/CN2/RB0
26	PGEC2/AN6/OCFA/RB6
27	PGED2/AN7/RB7
28	Vref-/CVref-/AERXD2/PMA7/RA9
29	VREF+/CVREF+/AERXD3/PMA6/RA10
30	AVDD
31	AVss
32	AN8/C1OUT/RB8
33	AN9/C2OUT/RB9
34	AN10/CVREFOUT/PMA13/RB10
35	AN11/ERXERR/AETXERR/PMA12/RB11
Note	1: This pin is not available on PIC32MX764F128L devices.

Pin #	Full Pin Name
36	Vss
37	Vdd
38	TCK/RA1
39	AC1TX/SCK4/U5TX/U2RTS/RF13
40	AC1RX/SS4/U5RX/U2CTS/RF12
41	AN12/ERXD0/AECRS/PMA11/RB12
42	AN13/ERXD1/AECOL/PMA10/RB13
43	AN14/ERXD2/AETXD3/PMALH/PMA1/RB14
44	AN15/ERXD3/AETXD2/OCFB/PMALL/PMA0/CN12/RB15
45	Vss
46	VDD
47	AETXD0/SS3/U4RX/U1CTS/CN20/RD14
48	AETXD1/SCK3/U4TX/U1RTS/CN21/RD15
49	SDA5/SDI4/U2RX/PMA9/CN17/RF4
50	SCL5/SDO4/U2TX/PMA8/CN18/RF5
51	USBID/RF3
52	SDA3/SDI3/U1RX/RF2
53	SCL3/SDO3/U1TX/RF8
54	VBUS
55	VUSB3V3
56	D-/RG3
57	D+/RG2
58	SCL2/RA2
59	SDA2/RA3
60	TDI/RA4
61	TDO/RA5
62	VDD
63	OSC1/CLKI/RC12
64	OSC2/CLKO/RC15
65	Vss
66	AETXCLK/SCL1/INT3/RA14
67	AETXEN/SDA1/INT4/RA15
68	RTCC/EMDIO/AEMDIO/IC1/RD8
69	SS1/IC2/RD9
70	SCK1/IC3/PMCS2/PMA15/RD10

2: Shaded pins are 5V tolerant.

TABLE 9: PIN NAMES FOR 100-PIN USB, ETHERNET, AND CAN DEVICES (CONTINUED)

10	D-PIN TQFP (TOP VIEW) PIC32MX764F128L PIC32MX775F256L PIC32MX775F512L PIC32MX795F512L	100		Міспосния Міспосния
Pin #	Full Pin Name		Pin #	Full Pin Name
71	EMDC/AEMDC/IC4/PMCS1/PMA14/RD11		86	Vdd
72	SDO1/OC1/INT0/RD0		87	C1RX/ETXD1/PMD11/RF0
73	SOSCI/CN1/RC13		88	C1TX/ETXD0/PMD10/RF1
74	SOSCO/T1CK/CN0/RC14		89	C2TX ⁽¹⁾ /ETXERR/PMD9/RG1
75	Vss		90	C2RX ⁽¹⁾ /PMD8/RG0
76	OC2/RD1	1	91	TRCLK/RA6
77	OC3/RD2		92	TRD3/RA7
78	OC4/RD3		93	PMD0/RE0
79	ETXD2/IC5/PMD12/RD12] [94	PMD1/RE1
80	ETXD3/PMD13/CN19/RD13		95	TRD2/RG14
81	OC5/PMWR/CN13/RD4		96	TRD1/RG12
82	PMRD/CN14/RD5	Ĩ	97	TRD0/RG13
83	ETXEN/PMD14/CN15/RD6		98	PMD2/RE2
84	ETXCLK/PMD15/CN16/RD7] [99	PMD3/RE3
85	VCAP/VDDCORE		100	PMD4/RE4

Note 1: This pin is not available on PIC32MX764F128L devices.

TABLE 10: PIN NAMES FOR USB AND CAN DEVICES

Pin # A1 A2 A3 A4 A5 A6 A7 A8 A9 A11 B1	PIC32MX575F512L The TFBGA package skips from row "H" to Full Pin Name PMD4/RE4 PMD3/RE3 TRD0/RG13 PMD0/RE0 PMD8/RG0 C1TX/PMD10/RF1 VDD	row "J" and has no "I" Pin # E2 E3 E4 E5	Full Pin Name T4CK/RC3 SCK2/U6TX/U3RTS/PMA5/CN8/RG6
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 B1	PMD4/RE4 PMD3/RE3 TRD0/RG13 PMD0/RE0 PMD8/RG0 C1TX/PMD10/RF1 VDD	E2 E3 E4	T4CK/RC3
A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 B1	PMD3/RE3 TRD0/RG13 PMD0/RE0 PMD8/RG0 C1TX/PMD10/RF1 VDD	E3 E4	
A3 A4 A5 A6 A7 A8 A9 A10 A11 B1	TRD0/RG13 PMD0/RE0 PMD8/RG0 C1TX/PMD10/RF1 VDD	E4	SCK2/U6TXU6TX/U3RTS/PMA5/CN8/RG6
A4 A5 A6 A7 A8 A9 A10 A11 B1	PMD0/RE0 PMD8/RG0 C1TX/PMD10/RF1 VDD		
A4 A5 A6 A7 A8 A9 A10 A11 B1	PMD0/RE0 PMD8/RG0 C1TX/PMD10/RF1 VDD	E5	T3CK/RC2
A6 A7 A8 A9 A10 A11 B1	C1TX/PMD10/RF1 VDD		VDD
A6 A7 A8 A9 A10 A11 B1	C1TX/PMD10/RF1 VDD	E6	PMD9/RG1
A8 A9 A10 A11 B1		E7	Vss
A8 A9 A10 A11 B1		E8	SDA1/INT4/RA15
A9 A10 A11 B1	Vss	E9	RTCC/IC1/RD8
A11 B1	IC5/PMD12/RD12	E10	SS1/IC2/RD9
A11 B1	OC3/RD2	E11	SCL1/INT3/RA14
	OC2/RD1	F1	MCLR
	No Connect (NC)	F2	SCL4/SDO2/U3TX/PMA3/CN10/RG8
	RG15	F3	SS2/U6RX/U3CTS/PMA2/CN11/RG9
B3	PMD2/RE2	F4	SDA4/SDI2/U3RX/PMA4/CN9/RG7
-	PMD1/RE1		Vss
	TRD3/RA7	F6	No Connect (NC)
-	C1RX/PMD11/RF0	F7	No Connect (NC)
-	VCAP		VDD
	PMRD/CN14/RD5	F9	OSC1/CLKI/RC12
	OC4/RD3	F10	Vss
B10	Vss	F11	OSC2/CLKO/RC15
B11	SOSCO/T1CK/CN0/RC14	G1	INT1/RE8
C1	PMD6/RE6	G2	INT2/RE9
C2	VDD	G3	TMS/RA0
C3	TRD1/RG12	G4	No Connect (NC)
C4	TRD2/RG14	G5	Vdd
	TRCLK/RA6	G6	Vss
C6	No Connect (NC)	G7	Vss
C7	PMD15/CN16/RD7	G8	No Connect (NC)
	OC5/PMWR/CN13/RD4	G9	TDO/RA5
	VDD	G10	SDA2/RA3
	SOSCI/CN1/RC13	G11	TDI/RA4
	IC4/PMCS1/PMA14/RD11	H1	AN5/C1IN+/VBUSON/CN7/RB5
	T2CK/RC1	H2	AN4/C1IN-/CN6/RB4
	PMD7/RE7	H3	Vss
	PMD5/RE5	H4	VDD
	Vss	H5	No Connect (NC)
	Vss	H6	VDD
	No Connect (NC)	H7	No Connect (NC)
	PMD14/CN15/RD6	H8	VBUS
	PMD13/CN19/RD13	H9	VUSB3V3
	SD01/OC1/INT0/RD0	H10	D+/RG2
	No Connect (NC)	H11	SCL2/RA2
	SCK1/IC3/PMCS2/PMA15/RD10 T5CK/SDI1/RC4	J1 J2	AN3/C2IN+/CN5/RB3 AN2/C2IN-/CN4/RB2

TABLE 10: PIN NAMES (CONTINUED)FOR USB AND CAN DEVICES

121-PIN TFBGA (BOTTOM VIEW) L11 PIC32MX534F064L L1 PIC32MX564F064L A11 PIC32MX564F128L PIC32MX575F256L PIC32MX575F512L Note: The TFBGA package skips from row "H" to row "J" and has no "I" row. A1 Pin # Full Pin Name Pin # Full Pin Name PGED2/AN7/RB7 K8 J3 Vdd J4 AVdd SCK3/U4TX/U1RTS/CN21/RD15 K9 AN11/PMA12/RB11 .15 K10 USBID/RF3 J6 TCK/RA1 K11 SDA3/SDI3/U1RX/RF2 J7 AN12/PMA11/RB12 L1 PGEC2/AN6/OCFA/RB6 J8 No Connect (NC) L2 VREF-/CVREF-/PMA7/RA9 .19 No Connect (NC) L3 AVss SCL3/SDO3/U1TX/RF8 L4 AN9/C2OUT/RB9 J10 D-/RG3 J11 L5 AN10/CVREFOUT/PMA13/RB10 K1 PGEC1/AN1/CN3/RB1 AC1TX/SCK4/U5TX/U2RTS/RF13 L6 PGED1/AN0/CN2/RB0 K2 L7 AN13/PMA10/RB13 VREF+/CVREF+/PMA6/RA10 K3 AN15/OCFB/PMALL/PMA0/CN12/RB15 L8 AN8/C1OUT/RB8 L9 SS3/U4RX/U1CTS/CN20/RD14 K4 K5 No Connect (NC) L10 SDA5/SDI4/U2RX/PMA9/CN17/RF4 SCL5/SDO4/U2TX/PMA8/CN18/RF5 AC1RX/SS4/U5RX/U2CTS/RF12 L11 K6 AN14/PMALH/PMA1/RB14 K7

TABLE 11: PIN NAMES FOR USB AND ETHERNET DEVICES

121-PIN TFBGA (BOTTOM VIEW)

PIC32MX664F064L PIC32MX664F128L PIC32MX675F256L PIC32MX675F512L PIC32MX695F512L



Note: The TFBGA package skips from row "H" to row "J" and has no "I" row.

Pin #	Full Pin Name	Pin #	Full Pin Name
A1	PMD4/RE4	E2	T4CK/RC3
A2	PMD3/RE3	E3	ECOL/SCK2/U6TX/U3RTS/PMA5/CN8/RG6
A3	TRD0/RG13	E4	T3CK/RC2
A4	PMD0/RE0	E5	Vdd
A5	PMD8/RG0	E6	ETXERR/PMD9/RG1
A6	ETXD0/PMD10/RF1	E7	Vss
A7	Vdd	E8	AETXEN/SDA1/INT4/RA15
A8	Vss	E9	RTCC/EMDIO/AEMDIO/IC1/RD8
A9	ETXD2/IC5/PMD12/RD12	E10	SS1/IC2/RD9
A10	OC3/RD2	E11	AETXCLK/SCL1/INT3/RA14
A11	OC2/RD1	F1	MCLR
B1	No Connect (NC)	F2	ERXDV/AERXDV/ECRSDV/AECRSDV//SCL4/SDO2/U3TX/PMA3/CN10/RG8
B2	AERXERR/RG15	F3	ERXCLK/AERXCLK/EREFCLK/AEREFCLK/SS2/U6RX/U3CTS/PMA2/CN11/RG9
B3	PMD2/RE2	F4	ECRS/SDA4/SDI2/U3RX/PMA4/CN9/RG7
B4	PMD1/RE1	F5	Vss
B5	TRD3/RA7	F6	No Connect (NC)
B6	ETXD1/PMD11/RF0	F7	No Connect (NC)
B7	VCAP	F8	VDD
B8	PMRD/CN14/RD5	F9	OSC1/CLKI/RC12
B9	OC4/RD3	F10	Vss
B10	Vss	F11	OSC2/CLKO/RC15
B11	SOSCO/T1CK/CN0/RC14	G1	AERXD0/INT1/RE8
C1	PMD6/RE6	G2	AERXD1/INT2/RE9
C2	VDD	G3	TMS/RA0
C3	TRD1/RG12	G4	No Connect (NC)
C4	TRD2/RG14	G5	Vdd
C5	TRCLK/RA6	G6	Vss
C6	No Connect (NC)	G7	Vss
C7	ETXCLK/PMD15/CN16/RD7	G8	No Connect (NC)
C8	OC5/PMWR/CN13/RD4	G9	TDO/RA5
C9	VDD	G10	SDA2/RA3
C10	SOSCI/CN1/RC13	G11	TDI/RA4
C11	EMDC/AEMDC/IC4/PMCS1/PMA14/RD11	H1	AN5/C1IN+/VBUSON/CN7/RB5
D1	T2CK/RC1	H2	AN4/C1IN-/CN6/RB4
D2	PMD7/RE7	H3	Vss
D3	PMD5/RE5	H4	VDD
D4	Vss	H5	No Connect (NC)
D5	Vss	H6	Vdd
D6	No Connect (NC)	H7	No Connect (NC)
D7	ETXEN/PMD14/CN15/RD6	H8	VBUS
D8	ETXD3/PMD13/CN19/RD13	H9	VUSB3V3
D9	SDO1/OC1/INT0/RD0	H10	D+/RG2
D10	No Connect (NC)	H11	SCL2/RA2
D11	SCK1/IC3/PMCS2/PMA15/RD10	J1	AN3/C2IN+/CN5/RB3
E1	T5CK/SDI1/RC4	J2	AN2/C2IN-/CN4/RB2

DS60001156J-page 16

TABLE 11: PIN NAMES FOR USB AND ETHERNET DEVICES (CONTINUED)

121-PIN TFBGA (BOTTOM VIEW)

PIC32MX664F064L PIC32MX664F128L PIC32MX675F256L PIC32MX675F512L PIC32MX695F512L



Note: The TFBGA package skips from row "H" to row "J" and has no "I" row.

Pin #	Full Pin Name	Pin #	Full Pin Name
J3	PGED2/AN7/RB7	K8	Vdd
J4	AVDD	K9	AETXD1/SCK3/U4TX/U1RTS/CN21/RD15
J5	AN11/ERXERR/AETXERR/PMA12/RB11	K10	USBID/RF3
J6	TCK/RA1	K11	SDA3/SDI3/U1RX/RF2
J7	AN12/ERXD0/AECRS/PMA11/RB12	L1	PGEC2/AN6/OCFA/RB6
J8	No Connect (NC)	L2	VREF-/CVREF-/AERXD2/PMA7/RA9
J9	No Connect (NC)	L3	AVss
J10	SCL3/SDO3/U1TX/RF8	L4	AN9/C2OUT/RB9
J11	D-/RG3	L5	AN10/CVREFOUT/PMA13/RB10
K1	PGEC1/AN1/CN3/RB1	L6	SCK4/U5TX/U2RTS/RF13
K2	PGED1/AN0/CN2/RB0	L7	AN13/ERXD1/AECOL/PMA10/RB13
K3	VREF+/CVREF+/AERXD3/PMA6/RA10	L8	AN15/ERXD3/AETXD2/OCFB/PMALL/PMA0/CN12/RB15
K4	AN8/C1OUT/RB8	L9	AETXD0/SS3/U4RX/U1CTS/CN20/RD14
K5	No Connect (NC)	L10	SDA5/SDI4/U2RX/PMA9/CN17/RF4
K6	SS4/U5RX/U2CTS/RF12	L11	SCL5/SDO4/U2TX/PMA8/CN18/RF5
K7	AN14/ERXD2/AETXD3/PMALH/PMA1/RB14		

TABLE 12: PIN NAMES FOR USB, ETHERNET, AND CAN DEVICES

121-PIN TFBGA (BOTTOM VIEW)

PIC32MX764F128L PIC32MX775F256L PIC32MX775F512L PIC32MX795F512L

Note: The TFBGA package skips from row "H" to row "J" and has no "I" row.

Pin #	Full Pin Name	Pin #	Full Pin Name
A1	PMD4/RE4	E2	T4CK/AC2RX ⁽¹⁾ /RC3
A2	PMD3/RE3	E3	ECOL/SCK2/U6TX/U3RTS/PMA5/CN8/RG6
A3	TRD0/RG13	E4	T3CK/AC2TX ⁽¹⁾ /RC2
A4	PMD0/RE0	E5	Vdd
A5	C2RX ⁽¹⁾ /PMD8/RG0	E6	C2TX ⁽¹⁾ /ETXERR/PMD9/RG1
A6	C1TX/ETXD0/PMD10/RF1	E7	Vss
A7	Vdd	E8	AETXEN/SDA1/INT4/RA15
A8	Vss	E9	RTCC/EMDIO/AEMDIO/IC1/RD8
A9	ETXD2/IC5/PMD12/RD12	E10	SS1/IC2/RD9
A10	OC3/RD2	E11	AETXCLK/SCL1/INT3/RA14
A11	OC2/RD1	F1	MCLR
B1	No Connect (NC)	F2	ERXDV/AERXDV/ECRSDV/AECRSDV/SCL4/SDO2/U3TX/PMA3/CN10/RG8
B2	AERXERR/RG15	F3	ERXCLK/AERXCLK/EREFCLK/AEREFCLK/SS2/U6RX/U3CTS/PMA2/CN11/RG9
B3	PMD2/RE2	F4	ECRS/SDA4/SDI2/U3RX/PMA4/CN9/RG7
B4	PMD1/RE1	F5	Vss
B5	TRD3/RA7	F6	No Connect (NC)
B6	C1RX/ETXD1/PMD11/RF0	F7	No Connect (NC)
B7	VCAP	F8	VDD
B8	PMRD/CN14/RD5	F9	OSC1/CLKI/RC12
B9	OC4/RD3	F10	Vss
B10	Vss	F11	OSC2/CLKO/RC15
B11	SOSCO/T1CK/CN0/RC14	G1	AERXD0/INT1/RE8
C1	PMD6/RE6	G2	AERXD1/INT2/RE9
C2	VDD	G3	TMS/RA0
C3	TRD1/RG12	G4	No Connect (NC)
C4	TRD2/RG14	G5	VDD
C5	TRCLK/RA6	G6	Vss
C6	No Connect (NC)	G7	Vss
C7	ETXCLK/PMD15/CN16/RD7	G8	No Connect (NC)
C8	OC5/PMWR/CN13/RD4	G9	TDO/RA5
C9	Vdd	G10	SDA2/RA3
C10	SOSCI/CN1/RC13	G11	TDI/RA4
C11	EMDC/AEMDC/IC4/PMCS1/PMA14/RD11	H1	AN5/C1IN+/VBUSON/CN7/RB5
D1	T2CK/RC1	H2	AN4/C1IN-/CN6/RB4
D2	PMD7/RE7	H3	Vss
D3	PMD5/RE5	H4	VDD
D4	Vss	H5	No Connect (NC)
D5	Vss	H6	Vdd
D6	No Connect (NC)	H7	No Connect (NC)
D7	ETXEN/PMD14/CN15/RD6	H8	VBUS
D8	ETXD3/PMD13/CN19/RD13	H9	VUSB3V3
D9	SDO1/OC1/INT0/RD0	H10	D+/RG2
D10	No Connect (NC)	H11	SCL2/RA2
D11	SCK1/IC3/PMCS2/PMA15/RD10	J1	AN3/C2IN+/CN5/RB3
E1	T5CK/SDI1/RC4	J2	AN2/C2IN-/CN4/RB2

L1

A1

1: This pin is not available on PIC32MX764F128L devices.

2: Shaded pins are 5V tolerant.

Note

L11

A11

TABLE 12: PIN NAMES FOR USB, ETHERNET, AND CAN DEVICES (CONTINUED)

1 Not	PIC32MX764F128L PIC32MX764F128L PIC32MX775F256L PIC32MX775F512L PIC32MX795F512L PIC32MX795F512L		L1 L1 A11 A11 J" and has no "I" row.
Pin #	Full Pin Name	Pin #	Full Pin Name
J3	PGED2/AN7/RB7	K8	Vdd
J4	AVdd	K9	AETXD1/SCK3/U4TX/U1RTS/CN21/RD15
J5	AN11/ERXERR/AETXERR/PMA12/RB11	K10	USBID/RF3
J6	TCK/RA1	K11	SDA3/SDI3/U1RX/RF2
J7	AN12/ERXD0/AECRS/PMA11/RB12	L1	PGEC2/AN6/OCFA/RB6
J8	No Connect (NC)	L2	VREF-/CVREF-/AERXD2/PMA7/RA9
J9	No Connect (NC)	L3	AVss
J10	SCL3/SDO3/U1TX/RF8	L4	AN9/C2OUT/RB9
J11	D-/RG3	L5	AN10/CVREFOUT/PMA13/RB10
K1	PGEC1/AN1/CN3/RB1	L6	AC1TX/SCK4/U5TX/U2RTS/RF13
K2	PGED1/AN0/CN2/RB0	L7	AN13/ERXD1/AECOL/PMA10/RB13
K3	VREF+/CVREF+/AERXD3/PMA6/RA10	L8	AN15/ERXD3/AETXD2/OCFB/PMALL/PMA0/CN12/RB15
K4	AN8/C1OUT/RB8	L9	AETXD0/SS3/U4RX/U1CTS/CN20/RD14
K5	No Connect (NC)	L10	SDA5/SDI4/U2RX/PMA9/CN17/RF4
K6	AC1RX/SS4/U5RX/U2CTS/RF12	L11	SCL5/SDO4/U2TX/PMA8/CN18/RF5
K7	AN14/ERXD2/AETXD3/PMALH/PMA1/RB14		

Note 1: This pin is not available on PIC32MX764F128L devices.

PIN NAMES FOR 124-PIN USB, ETHERNET, AND CAN DEVICES **TABLE 13:**

124	4-PIN VTLA (BOTTOM VIEW) ^(2,3) A17 B13	B29	A34 Conductive Thermal Pad
	PIC32MX675F512L PIC32MX695F512L PIC32MX795F512L	B56 A68	B41A51
Package Bump #	Full Pin Name	Package Bump #	Full Pin Name
A1	No Connect (NC)	A38	D-/RG3
A2	AERXERR/RG15	A39	SCL2/RA2
A3	Vss	A40	TDI/RA4
A4	PMD6/RE6	A41	VDD
A5	T2CK/RC1	A42	OSC2/CLKO/RC15
A6	T4CK/AC2RX ⁽¹⁾ /RC3	A43	Vss
A7	ECOL/SCK2/U6TX/U3RTS/PMA5/CN8/RG6	A44	AETXEN/SDA1/INT4/RA15
A8	ERXDV/AERXDV/ECRSDV/AECRSDV/SCL4/SDO2/U3TX/PMA3/CN10/RG8	A45	SS1/IC2/RD9
A9	ERXCLK/AERXCLK/EREFCLK/AEREFCLK/SS2/U6RX/U3CTS/PMA2/CN11/RG9	A46	EMDC/AEMDC/IC4/PMCS1/PMA14/RD11
A10	Vdd	A47	SOSCI/CN1/RC13
A11	AERXD0/INT1/RE8	A48	VDD
A12	AN5/C1IN+/VBUSON/CN7/RB5	A49	No Connect (NC)
A13	AN3/C2IN+/CN5/RB3	A50	No Connect (NC)
A14	Vdd	A51	No Connect (NC)
A15	PGEC1/AN1/CN3/RB1	A52	OC2/RD1
A16	No Connect (NC)	A53	OC4/RD3
A17	No Connect (NC)	A54	ETXD3/PMD13/CN19/RD13
A18	No Connect (NC)	A55	PMRD/CN14/RD5
A19	No Connect (NC)	A56	ETXCLK/PMD15/CN16/RD7
A20	PGEC2/AN6/OCFA/RB6	A57	No Connect (NC)
A21	VREF-/CVREF-/AERXD2/PMA7/RA9	A58	No Connect (NC)
A22	AVDD	A59	VDD
A23	AN8/C1OUT/RB8	A60	C1TX/ETXD0/PMD10/RF1
A24	AN10/CVREFOUT/PMA13/RB10	A61	C2RX ⁽¹⁾ /PMD8/RG0
A25	Vss	A62	TRD3/RA7
A26	TCK/RA1	A63	Vss
A27	AC1RX ⁽¹⁾ /SS4/U5RX/U2CTS/RF12	A64	PMD1/RE1
A28	AN13/ERXD1/AECOL/PMA10/RB13	A65	TRD1/RG12
A29	AN15/ERXD3/AETXD2/OCFB/PMALL/PMA0/CN12/RB15	A66	PMD2/RE2
A30		A67	PMD4/RE4
A31	AETXD1/SCK3/U4TX/U1RTS/CN21/RD15	A68	No Connect (NC)
A32	SCL5/SDO4/U2TX/PMA8/CN18/RF5	B1	VDD
A33	No Connect (NC)	B1 B2	PMD5/RE5
A34	No Connect (NC)	B2 B3	PMD7/RE7
A35	USBID/RF3	B3	T3CK/AC2TX ⁽¹⁾ /RC2
A35 A36	SDA3/SDI3/U1RX/RF2	B4 B5	T5CK/SDI1/RC4
A30	VBUS	B5 B6	ECRS/SDA4/SDI2/U3RX/PMA4/CN9/RG7
	VBUS	BD	IEURO/SUA4/SUIZ/U3KX/PIVIA4/UN9/RG/

Note 1: This pin is only available on PIC32MX795F512L devices.

2:

Shaded package bumps are 5V tolerant. It is recommended that the user connect the printed circuit board (PCB) ground to the conductive thermal pad on the bottom of the package. And to not run non-Vss PCB traces under the conductive thermal pad on the same side of the PCB layout. 3:

|--|

124	4-PIN VTLA (BOTTOM VIEW) ^(2,3) PIC32MX675F512L PIC32MX695F512L PIC32MX795F512L PIC32MX795F512L	3 B29	A34 Conductive Thermal Pad B41 A51
Package Bump #	Full Pin Name	Package Bump #	Full Pin Name
B8	Vss	B33	TDO/RA5
B9	TMS/RA0	B34	OSC1/CLKI/RC12
B10	AERXD1/INT2/RE9	B35	No Connect (NC)
B11	AN4/C1IN-/CN6/RB4	B36	AETXCLK/SCL1/INT3/RA14
B12	Vss	B37	RTCC/EMDIO/AEMDIO/IC1/RD8
B13	AN2/C2IN-/CN4/RB2	B38	SCK1/IC3/PMCS2/PMA15/RD10
B14	PGED1/AN0/CN2/RB0	B39	SDO1/OC1/INT0/RD0
B15	No Connect (NC)	B40	SOSCO/T1CK/CN0/RC14
B16	PGED2/AN7/RB7	B41	Vss
B17	VREF+/CVREF+/AERXD3/PMA6/RA10	B42	OC3/RD2
B18	AVss	B43	ETXD2/IC5/PMD12/RD12
B19	AN9/C2OUT/RB9	B44	OC5/PMWR/CN13/RD4
B20	AN11/ERXERR/AETXERR/PMA12/RB11	B45	ETXEN/PMD14/CN15/RD6
B21	Vdd	B46	Vss
B22	AC1TX/SCK4/U5TX/U2RTS/RF13	B47	No Connect (NC)
B23	AN12/ERXD0/AECRS/PMA11/RB12	B48	VCAP
B24	AN14/ERXD2/AETXD3/PMALH/PMA1/RB14	B49	C1RX ⁽¹⁾ /ETXD1/PMD11/RF0
B25	Vss	B50	C2TX ⁽¹⁾ /ETXERR/PMD9/RG1
B26	AETXD0/SS3/U4RX/U1CTS/CN20/RD14	B51	TRCLK/RA6
B27	SDA5/SDI4/U2RX/PMA9/CN17/RF4	B52	PMD0/RE0
B28	No Connect (NC)	B53	Vdd
B29	SCL3/SDO3/U1TX/RF8	B54	TRD2/RG14
B30	VUSB3V3	B55	TRD0/RG13
B31	D+/RG2	B56	PMD3/RE3

1: 2: Note

3:

This pin is only available on PIC32MX795F512L devices. Shaded package bumps are 5V tolerant. It is recommended that the user connect the printed circuit board (PCB) ground to the conductive thermal pad on the bottom of the package. And to not run non-Vss PCB traces under the conductive thermal pad on the same side of the PCB layout.

Table of Contents

1.0	Device Overview	
2.0	Guidelines for Getting Started with 32-bit MCUs	37
3.0	CPU	41
4.0	Memory Organization	
5.0	Flash Program Memory	63
6.0	Resets	69
7.0	Interrupt Controller	
8.0	Oscillator Configuration	95
9.0	Prefetch Cache	
10.0	Direct Memory Access (DMA) Controller	
11.0	USB On-The-Go (OTG)	. 133
12.0	I/O Ports	. 157
13.0	Timer1	. 167
14.0	Timer2/3, Timer4/5	. 171
15.0	Watchdog Timer (WDT)	
16.0	Input Capture	
17.0	Output Compare	
18.0	Serial Peripheral Interface (SPI)	
19.0	Inter-Integrated Circuit (I ² C)	
20.0	Universal Asynchronous Receiver Transmitter (UART)	. 203
	Parallel Master Port (PMP)	
	Real-Time Clock and Calendar (RTCC)	
	10-bit Analog-to-Digital Converter (ADC)	
	Controller Area Network (CAN)	
25.0	Ethernet Controller	. 279
	Comparator	
	Comparator Voltage Reference (CVREF)	
	Power-Saving Features	
29.0	Special Features	. 333
	Instruction Set	
31.0	Development Support	
	Electrical Characteristics	
	DC and AC Device Characteristics Graphs	
	Packaging Information	
	/icrochip Web Site	
	omer Change Notification Service	
	omer Support	
Produ	uct Identification System	. 438

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Referenced Sources

This device data sheet is based on the following individual chapters of the *"PIC32 Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

- Note 1: To access the documents listed below, browse to the documentation section of the PIC32MX795F512L product page on the Microchip web site (www.microchip.com) or select a family reference manual section from the following list. In addition to parameters, features, and other documentation, the resulting page provides links to the related family reference manual sections.
- Section 1. "Introduction" (DS60001127)
- Section 2. "CPU" (DS60001113)
- Section 4. "Prefetch Cache" (DS60001119)
- Section 3. "Memory Organization" (DS60001115)
- Section 5. "Flash Program Memory" (DS60001121)
- Section 6. "Oscillator Configuration" (DS60001112)
- Section 7. "Resets" (DS60001118)
- Section 8. "Interrupt Controller" (DS60001108)
- Section 9. "Watchdog Timer and Power-up Timer (DS60001114)
- Section 10. "Power-Saving Features" (DS60001130)
- Section 12. "I/O Ports" (DS60001120)
- Section 13. "Parallel Master Port (PMP)" (DS60001128)
- Section 14. "Timers" (DS60001105)
- Section 15. "Input Capture" (DS60001122)
- Section 16. "Output Capture" (DS60001111)
- Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104)
- Section 19. "Comparator" (DS60001110)
- Section 20. "Comparator Voltage Reference (CVREF)" (DS60001109)
- Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS60001107)
- Section 23. "Serial Peripheral Interface (SPI)" (DS60001106)
- Section 24. "Inter-Integrated Circuit (I2C)" (DS60001116)
- Section 27. "USB On-The-Go (OTG)" (DS60001126)
- Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125)
- Section 31. "Direct Memory Access (DMA) Controller" (DS60001117)
- Section 32. "Configuration" (DS60001124)
- Section 33. "Programming and Diagnostics" (DS60001129)
- Section 34. "Controller Area Network (CAN)" (DS60001154)
- Section 35. "Ethernet Controller" (DS60001155)

1.0 DEVICE OVERVIEW

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the documents listed in the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

FIGURE 1-1: BLOCK DIAGRAM^(1,2)

This document contains device-specific information for PIC32MX5XX/6XX/7XX devices.

Figure 1-1 illustrates a general block diagram of the core and peripheral modules in the PIC32MX5XX/6XX/7XX family of devices.

Table 1-1 lists the functions of the various pins shown in the pinout diagrams.



		Pin Nur	nber ⁽¹⁾		Pin Type	Buffer Type	Description	
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin TFBGA	124-pin VTLA				
AN0	16	25	K2	B14	I	Analog	Analog input channels	
AN1	15	24	K1	A15	I	Analog		
AN2	14	23	J2	B13	I	Analog		
AN3	13	22	J1	A13	I	Analog		
AN4	12	21	H2	B11	I	Analog		
AN5	11	20	H1	A12	I	Analog		
AN6	17	26	L1	A20	I	Analog		
AN7	18	27	J3	B16	I	Analog		
AN8	21	32	K4	A23	I	Analog		
AN9	22	33	L4	B19	I	Analog		
AN10	23	34	L5	A24	I	Analog		
AN11	24	35	J5	B20	I	Analog		
AN12	27	41	J7	B23	I	Analog		
AN13	28	42	L7	A28	I	Analog		
AN14	29	43	K7	B24	I	Analog		
AN15	30	44	L8	A29	I	Analog		
CLKI	39	63	F9	B34	I	ST/ CMOS	External clock source input. Always associated with OSC1 pin function.	
CLKO	40	64	F11	A42	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.	
OSC1	39	63	F9	B34	I	ST/ CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.	
OSC2	40	64	F11	A42	I/O	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.	
SOSCI	47	73	C10	A47	I	ST/ CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise	
SOSCO	48	74	B11	B40	0	_	32.768 kHz low-power oscillator crystal output	

TABLE 1-1: PINOUT I/O DESCRIPTIONS

 Legend:
 CMOS = CMOS compatible input or output
 Analog = Analog input
 P = Power

 ST = Schmitt Trigger input with CMOS levels
 O = Output
 I = Input

 TTL = TTL input buffer
 O = Output
 I = Input

Note 1: Pin numbers are only provided for reference. See the "Device Pin Tables" section for device pin availability.

		Pin Nun	nber ⁽¹⁾			D ((
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin TFBGA	124-pin VTLA	Pin Type	Buffer Type	Description	
CN0	48	74	B11	B40	I	ST	Change notification inputs. Can be	
CN1	47	73	C10	A47	I	ST	software programmed for internal weak	
CN2	16	25	K2	B14	I	ST	pull-ups on all inputs.	
CN3	15	24	K1	A15	I	ST		
CN4	14	23	J2	B13	I	ST		
CN5	13	22	J1	A13	I	ST]	
CN6	12	21	H2	B11	I	ST]	
CN7	11	20	H1	A12	I	ST]	
CN8	4	10	E3	A7	I	ST]	
CN9	5	11	F4	B6	I	ST		
CN10	6	12	F2	A8	I	ST		
CN11	8	14	F3	A9	I	ST	1	
CN12	30	44	L8	A29	I	ST		
CN13	52	81	C8	B44	I	ST	1	
CN14	53	82	B8	A55	I	ST	1	
CN15	54	83	D7	B45	I	ST	1	
CN16	55	84	C7	A56	I	ST	1	
CN17	31	49	L10	B27	I	ST	1	
CN18	32	50	L11	A32	I	ST	1	
CN19	_	80	D8	A54	I	ST		
CN20	_	47	L9	B26	I	ST		
CN21	_	48	K9	A31	I	ST		
IC1	42	68	E9	B37	I	ST	Capture Inputs 1-5	
IC2	43	69	E10	A45	I	ST		
IC3	44	70	D11	B38	I	ST		
IC4	45	71	C11	A46	I	ST		
IC5	52	79	A9	A60	I	ST		
OCFA	17	26	L1	A20	I	ST	Output Compare Fault A Input	
OC1	46	72	D9	B39	0	_	Output Compare Output 1	
OC2	49	76	A11	A52	0	_	Output Compare Output 2	
OC3	50	77	A10	B42	0	_	Output Compare Output 3	
OC4	51	78	B9	A53	0	_	Output Compare Output 4	
OC5	52	81	C8	B44	0		Output Compare Output 5	
OCFB	30	44	L8	A29	I	ST	Output Compare Fault B Input	
INT0	46	72	D9	B39	I	ST	External Interrupt 0	
INT1	42	18	G1	A11	I	ST	External Interrupt 1	
INT2	43	19	G2	B10	I	ST	External Interrupt 2	
INT3	44	66	E11	B36	I	ST	External Interrupt 3	
INT4	45	67	E8	A44	I	ST	External Interrupt 4	
Legend: C S	CMOS = CMO T = Schmitt 1 TL = TTL inp	S compatib	le input or c	output	A		Analog input P = Power	

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Pin numbers are only provided for reference. See the "**Device Pin Tables**" section for device pin availability.

TABLE 1-1:	PINOUT I/O DESCRIPTIONS (CONTINUED)
------------	--

		Pin Nur	nber ⁽¹⁾		D :	Duffer	
Pin Name	e 64-Pin QFN/TQFP	100-Pin TQFP	121-Pin TFBGA	124-pin VTLA	Pin Type	Buffer Type	Description
RA0	—	17	G3	B9	I/O	ST	PORTA is a bidirectional I/O port
RA1	—	38	J6	A26	I/O	ST	
RA2	—	58	H11	A39	I/O	ST	
RA3	—	59	G10	B32	I/O	ST	
RA4	—	60	G11	A40	I/O	ST	
RA5	—	61	G9	B33	I/O	ST	
RA6	—	91	C5	B51	I/O	ST	
RA7	—	92	B5	A62	I/O	ST	
RA9	—	28	L2	A21	I/O	ST	
RA10	—	29	K3	B17	I/O	ST	
RA14	_	66	E11	B36	I/O	ST]
RA15	—	67	E8	A44	I/O	ST	
RB0	16	25	K2	B14	I/O	ST	PORTB is a bidirectional I/O port
RB1	15	24	K1	A15	I/O	ST	
RB2	14	23	J2	B13	I/O	ST	
RB3	13	22	J1	A13	I/O	ST	
RB4	12	21	H2	B11	I/O	ST	
RB5	11	20	H1	A12	I/O	ST	
RB6	17	26	L1	A20	I/O	ST	
RB7	18	27	J3	B16	I/O	ST	
RB8	21	32	K4	A23	I/O	ST	
RB9	22	33	L4	B19	I/O	ST	
RB10	23	34	L5	A24	I/O	ST	
RB11	24	35	J5	B20	I/O	ST	
RB12	27	41	J7	B23	I/O	ST	
RB13	28	42	L7	A28	I/O	ST]
RB14	29	43	K7	B24	I/O	ST	
RB15	30	44	L8	A29	I/O	ST	
RC1	—	6	D1	A5	I/O	ST	PORTC is a bidirectional I/O port
RC2	—	7	E4	B4	I/O	ST	
RC3		8	E2	A6	I/O	ST]
RC4	—	9	E1	B5	I/O	ST	
RC12	39	63	F9	B34	I/O	ST	
RC13	47	73	C10	A47	I/O	ST	
RC14	48	74	B11	B40	I/O	ST	
	40	64	F11	A42	I/O	ST	1

TTL = TTL input buffer

Note 1: Pin numbers are only provided for reference. See the "Device Pin Tables" section for device pin availability.

-Pin /TQFP	100-Pin TQFP	121-Pin TFBGA	124-pin VTLA	Pin Type	Buffer Type	Description
46	72	D9	B39	I/O	ST	PORTD is a bidirectional I/O port
49	76	A11	A52	I/O	ST	
50	77	A10	B42	I/O	ST	
51	78	B9	A53	I/O	ST	
52	81	C8	B44	I/O	ST	
53	82	B8	A55	I/O	ST	
54	83	D7	B45	I/O	ST	
55	84	C7	A56	I/O	ST	
42	68	E9	B37	I/O	ST	
43	69	E10	A45	I/O	ST	
44	70	D11	B38	I/O	ST	
45	71	C11	A46	I/O	ST	
	79	A9	B43	I/O	ST	
	80	D8	A54	I/O	ST	
_	47	L9	B26	I/O	ST	
_	48	K9	A31	I/O	ST	
60	93	A4	B52	I/O	ST	PORTE is a bidirectional I/O port
61	94	B4	A64	I/O	ST	
62	98	B3	A66	I/O	ST	
63	99	A2	B56	I/O	ST	
64	100	A1	A67	I/O	ST	
1	3	D3	B2	I/O	ST	
2	4	C1	A4	I/O	ST	
3	5	D2	B3	I/O	ST	
_	18	G1	A11	I/O	ST	
_	19	G2	B10	I/O	ST	
58	87	B6	B49	I/O	ST	PORTF is a bidirectional I/O port
59	88	A6	A60	I/O	ST	
_	52	K11	A36	I/O	ST	
33	51	K10	A35	I/O	ST	
31	49	L10	B27	I/O	ST	
32	50	L11	A32	I/O	ST	
_	53	J10	B29	I/O	ST	
_	40	K6	A27	I/O	ST	
_	39	L6	B22	I/O	ST	
 = CI chmi	tt T	53 40 39 MOS compatib	53 J10 40 K6 39 L6 MOS compatible input or c tt Trigger input with CMOS	53J10B2940K6A2739L6B22MOS compatible input or output tt Trigger input with CMOS levels	53J10B29I/O40K6A27I/O39L6B22I/OMOS compatible input or output tt Trigger input with CMOS levelsA	53J10B29I/OST40K6A27I/OST39L6B22I/OSTMOS compatible input or output tt Trigger input with CMOS levelsAnalog = AO = Output

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Pin numbers are only provided for reference. See the "Device Pin Tables" section for device pin availability.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

		Pin Nun	nber ⁽¹⁾		D !	Buffer Type	
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin TFBGA	124-pin VTLA	Pin Type		Description
RG0	—	90	A5	A61	I/O	ST	PORTG is a bidirectional I/O port
RG1	—	89	E6	B50	I/O	ST	
RG6	4	10	E3	A7	I/O	ST	
RG7	5	11	F4	B6	I/O	ST	
RG8	6	12	F2	A8	I/O	ST	
RG9	8	14	F3	A9	I/O	ST	
RG12	—	96	C3	A65	I/O	ST	
RG13	—	97	A3	B55	I/O	ST	
RG14	—	95	C4	B54	I/O	ST	_
RG15	—	1	B2	A2	I/O	ST	
RG2	37	57	H10	B31	I	ST	PORTG input pins
RG3	36	56	J11	A38		ST	
T1CK	48	74	B11	B40		ST	Timer1 external clock input
T2CK	—	6	D1	A5		ST	Timer2 external clock input
T3CK	—	7	E4	B4	 .	ST	Timer3 external clock input
T4CK	—	8	E2	A6		ST	Timer4 external clock input
T5CK	-	9	E1	B5	 	ST	Timer5 external clock input
U1CTS	43	47	L9	B26		ST	UART1 clear to send
U1RTS	49	48	K9	A31	0		UART1 ready to send
U1RX	50	52	K11	A36		ST	UART1 receive
U1TX	51	53	J10	B29	0		UART1 transmit
U3CTS	8	14	F3	A9	I	ST	UART3 clear to send
U3RTS	4	10	E3	A7	0	—	UART3 ready to send
U3RX	5	11	F4	B6	Ι	ST	UART3 receive
U3TX	6	12	F2	A8	0	—	UART3 transmit
U2CTS	21	40	K6	A27	I	ST	UART2 clear to send
U2RTS	29	39	L6	B22	0		UART2 ready to send
U2RX	31	49	L10	B27	I	ST	UART2 receive
U2TX	32	50	L11	A32	0	_	UART2 transmit
U4RX	43	47	L9	B26	1	ST	UART4 receive
U4TX	49	48	K9	A31	0		UART4 transmit
U6RX	8	14	F3	A9	1	ST	UART6 receive
U6TX	4	10	E3	A7	0		UART6 transmit
U5RX	21	40	K6	A27	1	ST	UART5 receive
U5TX	29	39	L6	B22	0		UART5 transmit
SCK1		70	D11	B38	I/O	ST	Synchronous serial clock input/output for SPI1
- 5	CMOS = CMO ST = Schmitt T TL = TTL inpu	rigger input				nalog = A = Outpu	Analog input P = Power

Note 1: Pin numbers are only provided for reference. See the "Device Pin Tables" section for device pin availability.

TABLE 1-	<u>I: PINOU</u>	T I/O DES	CRIPTION	NS (CONT	INUED)		
		Pin Nun	nber ⁽¹⁾		Pin	Buffer		
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin TFBGA	124-pin VTLA	Туре	Туре	Description	
SDI1	—	9	E1	B5	I	ST	SPI1 data in	
SDO1	—	72	D9	B39	0	_	SPI1 data out	
SS1	_	69	E10	A45	I/O	ST	SPI1 slave synchronization or frame pulse I/O	
SCK3	49	48	K9	A31	I/O	ST	Synchronous serial clock input/output for SPI3	
SDI3	50	52	K11	A36	I	ST	SPI3 data in	
SDO3	51	53	J10	B29	0		SPI3 data out	
SS3	43	47	L9	B26	I/O	ST	SPI3 slave synchronization or frame pulse I/O	
SCK2	4	10	E3	A7	I/O	ST	Synchronous serial clock input/output for SPI2	
SDI2	5	11	F4	B6	I	ST	SPI2 data in	
SDO2	6	12	F2	A8	0		SPI2 data out	
SS2	8	14	F3	A9	I/O	ST	SPI2 slave synchronization or frame pulse I/O	
SCK4	29	39	L6	B22	I/O	ST	Synchronous serial clock input/output for SPI4	
SDI4	31	49	L10	B27	I	ST	SPI4 data in	
SDO4	32	50	L11	A32	0		SPI4 data out	
SS4	21	40	K6	A27	I/O	ST	SPI4 slave synchronization or frame pulse I/O	
SCL1	44	66	E11	B36	I/O	ST	Synchronous serial clock input/output for I2C1	
SDA1	43	67	E8	A44	I/O	ST	Synchronous serial data input/output for I2C1	
SCL3	51	53	J10	B29	I/O	ST	Synchronous serial clock input/output for I2C3	
SDA3	50	52	K11	A36	I/O	ST	Synchronous serial data input/output for I2C3	
SCL2	—	58	H11	A39	I/O	ST	Synchronous serial clock input/output for I2C2	
SDA2	_	59	G10	B32	I/O	ST	Synchronous serial data input/output for I2C2	
SCL4	6	12	F2	A8	I/O	ST	Synchronous serial clock input/outpu for I2C4	
SDA4	5	11	F4	B6	I/O	ST	Synchronous serial data input/output for I2C4	
SCL5	32	50	L11	A32	I/O	ST	Synchronous serial clock input/outpu for I2C5	
SDA5	31	49	L10	B27	I/O	ST	Synchronous serial data input/output for I2C5	
-	CMOS = CMO ST = Schmitt 1 TTL = TTL inp	rigger input			Analog = Analog input P = Power O = Output I = Input			

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Pin numbers are only provided for reference. See the "Device Pin Tables" section for device pin availability.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

		Pin Nur	nber ⁽¹⁾		Dim	Duffer		
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin TFBGA	124-pin VTLA	Pin Type	Buffer Type	Description	
TMS	23	17	G3	B9	I	ST	JTAG Test mode select pin	
ТСК	27	38	J6	A26	I	ST	JTAG test clock input pin	
TDI	28	60	G11	A40	I	ST	JTAG test data input pin	
TDO	24	61	G9	B33	0		JTAG test data output pin	
RTCC	42	68	E9	B37	0		Real-Time Clock alarm output	
CVREF-	15	28	L2	A21	I	Analog	Comparator Voltage Reference (low)	
CVREF+	16	29	K3	B17	I	Analog	Comparator Voltage Reference (high)	
CVREFOUT	23	34	L5	A24	0	Analog	Comparator Voltage Reference output	
C1IN-	12	21	H2	B11	I	Analog	Comparator 1 negative input	
C1IN+	11	20	H1	A12	I	Analog	Comparator 1 positive input	
C1OUT	21	32	K4	A23	0		Comparator 1 output	
C2IN-	14	23	J2	B13	I	Analog	Comparator 2 negative input	
C2IN+	13	22	J1	A13	I	Analog	Comparator 2 positive input	
C2OUT	22	33	L4	B19	0	_	Comparator 2 output	
PMA0	30	44	L8	A29	I/O	TTL/ST	Parallel Master Port Address bit 0 inp	
PMA1	29	43	K7	B24	I/O	TTL/ST	Parallel Master Port Address bit 1 input	
PMA2	8	14	F3	A9	0	_	Parallel Master Port address	
PMA3	6	12	F2	A8	0		(Demultiplexed Master modes)	
PMA4	5	11	F4	B6	0	_		
PMA5	4	10	E3	A7	0	_		
PMA6	16	29	K3	B17	0	—		
PMA7	22	28	L2	A21	0	—		
PMA8	32	50	L11	A32	0	_		
PMA9	31	49	L10	B27	0	_		
PMA10	28	42	L7	A28	0	_		
PMA11	27	41	J7	B23	0			
PMA12	24	35	J5	B20	0			
PMA13	23	34	L5	A24	0	—	1	
PMA14	45	71	C11	A46	0	—	1	
PMA15	44	70	D11	B38	0	_	1	
PMCS1	45	71	C11	A46	0		Parallel Master Port Chip Select 1 strobe	
PMCS2	44	70	D11	B38	0		Parallel Master Port Chip Select 2 strobe	
5	CMOS = CMO ST = Schmitt 1 TL = TTL inp	rigger input				nalog = A = Outpu	Analog input P = Power t I = Input	

Note 1: Pin numbers are only provided for reference. See the "Device Pin Tables" section for device pin availability.

TABLE 1-1	: PINOU		CRIPTION		INUED)	
		Pin Nun	nber ⁽¹⁾		Pin Type	Buffer	
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin TFBGA	124-pin VTLA		Туре	Description
PMD0	60	93	A4	B52	I/O	TTL/ST	Parallel Master Port data
PMD1	61	94	B4	A64	I/O	TTL/ST	(Demultiplexed Master mode) or
PMD2	62	98	B3	A66	I/O	TTL/ST	address/data (Multiplexed Master
PMD3	63	99	A2	B56	I/O	TTL/ST	modes)
PMD4	64	100	A1	A67	I/O	TTL/ST	
PMD5	1	3	D3	B2	I/O	TTL/ST	
PMD6	2	4	C1	A4	I/O	TTL/ST	
PMD7	3	5	D2	B3	I/O	TTL/ST	
PMD8	_	90	A5	A61	I/O	TTL/ST	
PMD9	_	89	E6	B50	I/O	TTL/ST	
PMD10	_	88	A6	A60	I/O	TTL/ST	
PMD11	_	87	B6	B49	I/O	TTL/ST	
PMD12	_	79	A9	B43	I/O	TTL/ST	
PMD13	_	80	D8	A54	I/O	TTL/ST	
PMD14	_	83	D7	B45	I/O	TTL/ST	
PMD15	—	84	C7	A56	I/O	TTL/ST	
PMALL	30	44	L8	A29	0		Parallel Master Port address latch enable low byte (Multiplexed Master modes)
PMALH	29	43	К7	B24	0	_	Parallel Master Port address latch enable high byte (Multiplexed Master modes)
PMRD	53	82	B8	A55	0	—	Parallel Master Port read strobe
PMWR	52	81	C8	B44	0	—	Parallel Master Port write strobe
VBUS	34	54	H8	A37	I	Analog	USB bus power monitor
VUSB3V3	35	55	H9	B30	Р	_	USB internal transceiver supply. If the USB module is <i>not</i> used, this pin mus be connected to VDD.
VBUSON	11	20	H1	A12	0	_	USB Host and OTG bus power contro output
D+	37	57	H10	B31	I/O	Analog	USB D+
D-	36	56	J11	A38	I/O	Analog	USB D-
USBID	33	51	K10	A35	Ι	ST	USB OTG ID detect
C1RX	58	87	B6	B49	I	ST	CAN1 bus receive pin
C1TX	59	88	A6	A60	0		CAN1 bus transmit pin
AC1RX	32	40	K6	A27	I	ST	Alternate CAN1 bus receive pin
AC1TX	31	39	L6	B22	0	_	Alternate CAN1 bus transmit pin
C2RX	29	90	A5	A61	I	ST	CAN2 bus receive pin
C2TX	21	89	E6	B50	0	—	CAN2 bus transmit pin
	1	8	E2	A6	1	ST	Alternate CAN2 bus receive pin

TABLE 1-1:	PINOUT I/O DESCRIPTIONS	(CONTINUED)

TTL = TTL input buffer

Note 1: Pin numbers are only provided for reference. See the "Device Pin Tables" section for device pin availability.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name		nber ⁽¹⁾		Pin	Duffer		
	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin TFBGA	124-pin VTLA	Pin Type	Buffer Type	Description
AC2TX	—	7	E4	B4	0		Alternate CAN2 bus transmit pin
ERXD0	61	41	J7	B23	I	ST	Ethernet Receive Data 0 ⁽²⁾
ERXD1	60	42	L7	A28	I	ST	Ethernet Receive Data 1 ⁽²⁾
ERXD2	59	43	K7	B24	I	ST	Ethernet Receive Data 2 ⁽²⁾
ERXD3	58	44	L8	A29	I	ST	Ethernet Receive Data 3 ⁽²⁾
ERXERR	64	35	J5	B20	I	ST	Ethernet receive error input ⁽²⁾
ERXDV	62	12	F2	A8	I	ST	Ethernet receive data valid ⁽²⁾
ECRSDV	62	12	F2	A8	I	ST	Ethernet carrier sense data valid ⁽²⁾
ERXCLK	63	14	F3	A9	I	ST	Ethernet receive clock ⁽²⁾
EREFCLK	63	14	F3	A9	I	ST	Ethernet reference clock ⁽²⁾
ETXD0	2	88	A6	A60	0		Ethernet Transmit Data 0 ⁽²⁾
ETXD1	3	87	B6	B49	0		Ethernet Transmit Data 1 ⁽²⁾
ETXD2	43	79	A9	B43	0		Ethernet Transmit Data 2 ⁽²⁾
ETXD3	42	80	D8	A54	0		Ethernet Transmit Data 3 ⁽²⁾
ETXERR	54	89	E6	B50	0		Ethernet transmit error ⁽²⁾
ETXEN	1	83	D7	B45	0	_	Ethernet transmit enable ⁽²⁾
ETXCLK	55	84	C7	A56	I	ST	Ethernet transmit clock ⁽²⁾
ECOL	44	10	E3	A7	I	ST	Ethernet collision detect ⁽²⁾
ECRS	45	11	F4	B6	I	ST	Ethernet carrier sense ⁽²⁾
EMDC	30	71	C11	A46	0		Ethernet management data clock ⁽²⁾
EMDIO	49	68	E9	B37	I/O		Ethernet management data ⁽²⁾
AERXD0	43	18	G1	A11	I	ST	Alternate Ethernet Receive Data 0 ⁽²⁾
AERXD1	42	19	G2	B10	I	ST	Alternate Ethernet Receive Data 1 ⁽²⁾
AERXD2	_	28	L2	A21	I	ST	Alternate Ethernet Receive Data 2 ⁽²⁾
AERXD3	_	29	K3	B17	I	ST	Alternate Ethernet Receive Data 3 ⁽²⁾
AERXERR	55	1	B2	A2	I	ST	Alternate Ethernet receive error input ⁽²⁾
AERXDV	_	12	F2	A8	I	ST	Alternate Ethernet receive data valid ⁽²⁾
AECRSDV	44	12	F2	A8	I	ST	Alternate Ethernet carrier sense data valid ⁽²⁾
AERXCLK	—	14	F3	A9	I	ST	Alternate Ethernet receive clock ⁽²⁾
AEREFCLK	45	14	F3	A9	I	ST	Alternate Ethernet reference clock ⁽²⁾
AETXD0	59	47	L9	B26	0		Alternate Ethernet Transmit Data 0 ⁽²⁾
AETXD1	58	48	K9	A31	0		Alternate Ethernet Transmit Data 1 ⁽²⁾
AETXD2		44	L8	A29	0		Alternate Ethernet Transmit Data 2 ⁽²⁾
AETXD3		43	K7	B24	0		Alternate Ethernet Transmit Data 3 ⁽²⁾
AETXERR		35	J5	B20	0	_	Alternate Ethernet transmit error ⁽²⁾
AETXEN	54	67	E8	A44	0		Alternate Ethernet transmit enable ⁽²⁾
AETXCLK		66	E11	B36	I	ST	Alternate Ethernet transmit clock ⁽²⁾
AECOL		42	L7	A28	I	ST	Alternate Ethernet collision detect ⁽²⁾
Legend: C	MOS = CMO	S compatib	le input or c	output	A	nalog = A	Analog input P = Power

 Legend:
 CMOS = CMOS compatible input or output
 Analog = Analog

 ST = Schmitt Trigger input with CMOS levels
 O = Output

Analog = Analog input P = PowerO = Output I = Input

TTL = TTL input buffer

Note 1: Pin numbers are only provided for reference. See the "Device Pin Tables" section for device pin availability.

AECRS	64-Pin QFN/TQFP	100-Pin				Ruttor	
		TQFP	121-Pin TFBGA	124-pin VTLA	Pin Type	Buffer Type	Description
	—	41	J7	B23	I	ST	Alternate Ethernet carrier sense ⁽²⁾
AEMDC	30	71	C11	A46	0		Alternate Ethernet Management Data clock ⁽²⁾
AEMDIO	49	68	E9	B37	I/O		Alternate Ethernet Management Data ⁽²
TRCLK		91	C5	B51	0		Trace clock
TRD0		97	A3	B55	0	_	Trace Data bits 0-3
TRD1	—	96	C3	A65	0	_	
TRD2	—	95	C4	B54	0	_	
TRD3		92	B5	A62	0		
PGED1	16	25	K2	B14	I/O	ST	Data I/O pin for Programming/ Debugging Communication Channel 1
PGEC1	15	24	K1	A15	I	ST	Clock input pin for Programming/ Debugging Communication Channel 1
PGED2	18	27	J3	B16	I/O	ST	Data I/O pin for Programming/ Debugging Communication Channel 2
PGEC2	17	26	L1	A20	Ι	ST	Clock input pin for Programming/ Debugging Communication Channel 2
MCLR	7	13	F1	B7	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVdd	19	30	J4	A22	Р	Р	Positive supply for analog modules. This pin must be connected at all times
AVss	20	31	L3	B18	Р	Р	Ground reference for analog modules
Vdd	10, 26, 38, 57	2, 16, 37, 46, 62, 86	A7, C2, C9, E5, K8, F8, G5, H4, H6	A10, A14, A30, A41, A48, A59, B1, B21, B53	Ρ	_	Positive supply for peripheral logic and I/O pins
VCAP	56	85	B7	B48	Р		Capacitor for Internal Voltage Regulato
Vss	9, 25, 41	15, 36, 45, 65, 75	A8, B10, D4, D5, E7, F5, F10, G6, G7, H3	A3, A25, A43, A63, B8, B12, B25, B41, B46	Ρ	_	Ground reference for logic and I/O pins This pin must be connected at all times
Vref+	16	29	K3	B17	I	Analog	Analog voltage reference (high) input
Vref-	15	28	L2	A21	I	Analog	Analog voltage reference (low) input

TABLE 1-1. PINOUT I/O DESCRIPTIONS (CONTINUED)

TTL = TTL input buffer Note 1: Pin numbers are only provided for reference. See the "Device Pin Tables" section for device pin availability.

2: See 25.0 "Ethernet Controller" for more information.

NOTES:
2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MCUS

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32).

2.1 Basic Connection Requirements

Getting started with the PIC32MX5XX/6XX/7XX family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins even if the ADC module is not used (see 2.2 "Decoupling Capacitors")
- VCAP pin (see 2.3 "Capacitor on Internal Voltage Regulator (VCAP)")
- MCLR pin (see 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used (see 2.8 "External Oscillator Pins")

The following pin may be required, as well: VREF+/ VREF- pins used when external voltage reference for ADC module is implemented.

Note: The AVDD and AVSS pins must be connected, regardless of the ADC use and the ADC voltage reference source.

2.2 Decoupling Capacitors

The use of decoupling capacitors on power supply pins, such as VDD, VSS, AVDD and AVSS is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A value of 0.1 μ F (100 nF), 10-20V is recommended. The capacitor should be a low Equivalent Series Resistance (low-ESR) capacitor and have resonance frequency in the range of 20 MHz and higher. It is further recommended to use ceramic capacitors.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended that the capacitors be placed on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB track inductance.





$$f = \frac{F_{CNV}}{2}$$
 (i.e., ADC conversion rate/2)
$$f = \frac{1}{(2\pi\sqrt{LC})}$$
$$L = \left(\frac{1}{(2\pi f\sqrt{C})}\right)^2$$

3: Aluminum or electrolytic capacitors should not be used. ESR $\leq 3\Omega$ from -40°C to 125°C @ SYSCLK frequency (i.e., MIPS).

2.2.1 BULK CAPACITORS

The use of a bulk capacitor is recommended to improve power supply stability. Typical values range from 4.7 μF to 47 μF . This capacitor should be located as close to the device as possible.

2.3 Capacitor on Internal Voltage Regulator (VCAP)

2.3.1 INTERNAL REGULATOR MODE

A low-ESR (1 ohm) capacitor is required on the VCAP pin, which is used to stabilize the internal voltage regulator output. The VCAP pin must not be connected to VDD, and must have a CEFC capacitor, with at least a 6V rating, connected to ground. The type can be ceramic or tantalum. Refer to **Section 32.0 "Electrical Characteristics"** for additional information on CEFC specifications.

2.4 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions:

- Device Reset
- Device Programming and Debugging

Pulling The MCLR pin low generates a device Reset. Figure 2-2 illustrates a typical MCLR circuit. During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as illustrated in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components illustrated in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



- 2: The capacitor can be sized to prevent unintentional Resets from brief glitches or to extend the device Reset period during POR.
- 3: No pull-ups or bypass capacitors are allowed on active debug/program PGECx/PGEDx pins.

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 3 or MPLAB[®] REAL ICETM.

For more information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.

- "Using MPLAB[®] ICD 3" (poster) (DS50001765)
- "MPLAB[®] ICD 3 Design Advisory" (DS50001764)
- "MPLAB[®] REAL ICE[™] In-Circuit Emulator User's Guide" (DS50001616)
- "Using MPLAB[®] REAL ICE™ Emulator" (poster) (DS50001749)

2.6 JTAG

The TMS, TDO, TDI and TCK pins are used for testing and debugging according to the Joint Test Action Group (JTAG) standard. It is recommended to keep the trace length between the JTAG connector and the JTAG pins on the device as short as possible. If the JTAG connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the TMS, TDO, TDI and TCK pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

2.7 Trace

The trace pins can be connected to a hardware-traceenabled programmer to provide a compress real time instruction trace. When used for trace the TRD3, TRD2, TRD1, TRD0 and TRCLK pins should be dedicated for this use. The trace hardware requires a 22Ω series resistor between the trace pins and the trace connector.

2.8 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator. Refer to **Section 8.0 "Oscillator Configuration**" for details.

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is illustrated in Figure 2-3.

FIGURE 2-3: SUGGESTED OSCILLATOR CIRCUIT PLACEMENT



2.9 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the Analog-to-Digital input pins (ANx) as "digital" pins by setting all bits in the AD1PCFG register.

The bits in this register that correspond to the Analogto-Digital pins that are initialized by MPLAB ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain ADC pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFG register during initialization of the ADC module.

When MPLAB ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the AD1PCFG register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all ADC pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.10 Unused I/Os

Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.

Alternatively, inputs can be reserved by connecting the pin to Vss through a 1k to 10k resistor and configuring the pin as an input.

2.11 EMI/EMC/EFT (IEC 61000-4-4 and IEC 61000-4-2) Suppression Considerations

The use of LDO regulators is preferred to reduce overall system noise and provide a cleaner power source. However, when utilizing switching Buck/ Boost regulators as the local power source for PIC32 devices, as well as in electrically noisy environments or test conditions required for IEC 61000-4-4 and IEC 61000-4-2, users should evaluate the use of T-Filters (i.e., L-C-L) on the power pins, as shown in Figure 2-4. In addition to a more stable power source, use of this type of T-Filter can greatly reduce susceptibility to EMI sources and events.

FIGURE 2-4: EMI/EMC/EFT SUPPRESSION CIRCUIT



3.0 CPU

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 2.** "CPU" (DS60001113) in the "*PIC32 Family Reference Manual*", which is available from the Microchip web site (www.microchip.com/PIC32). Resources for the MIPS32[®] M4K[®] Processor Core are available at http://www.imgtec.com.

The MIPS32[®] M4K[®] Processor core is the heart of the PIC32MX5XX/6XX/7XX family processor. The CPU fetches instructions, decodes each instruction, fetches source operands, executes each instruction and writes the results of instruction execution to the proper destinations.

3.1 Features

- 5-stage pipeline
- · 32-bit address and data paths
- MIPS32 Enhanced Architecture (Release 2)
 - Multiply-accumulate and multiply-subtract instructions
 - Targeted multiply instruction
 - Zero/One detect instructions
 - WAIT instruction
 - Conditional move instructions (MOVN, MOVZ)
 - Vectored interrupts
 - Programmable exception vector base
 - Atomic interrupt enable/disable
 - GPR shadow registers to minimize latency for interrupt handlers
 - Bit field manipulation instructions

- MIPS16e[®] code compression
 - 16-bit encoding of 32-bit instructions to improve code density
 - Special PC-relative instructions for efficient loading of addresses and constants
 - SAVE and RESTORE macro instructions for setting up and tearing down stack frames within subroutines
 - Improved support for handling 8-bit and 16-bit data types
- Simple Fixed Mapping Translation (FMT) mechanism
- Simple dual bus interface
 - Independent 32-bit address and data busses
 - Transactions can be aborted to improve interrupt latency
- · Autonomous multiply/divide unit
 - Maximum issue rate of one 32x16 multiply per clock
 - Maximum issue rate of one 32x32 multiply every other clock
 - Early-in iterative divide. Minimum 11 and maximum 33 clock latency (dividend (*rs*) sign extension-dependent)
- Power control
 - Minimum frequency: 0 MHz
 - Low-Power mode (triggered by WAIT instruction)
 - Extensive use of local gated clocks
- EJTAG debug and instruction trace
 - Support for single stepping
 - Virtual instruction and data address/value
 - Breakpoints
 - PC tracing with trace compression



FIGURE 3-1: MIPS32[®] M4K[®] PROCESSOR CORE BLOCK DIAGRAM

3.2 Architecture Overview

The MIPS32 M4K processor core contains several logic blocks working together in parallel, providing an efficient high-performance computing engine. The following blocks are included with the core:

- Execution Unit
- Multiply/Divide Unit (MDU)
- System Control Coprocessor (CP0)
- Fixed Mapping Translation (FMT)
- Dual Internal Bus interfaces
- Power Management
- MIPS16e[®] Support
- Enhanced JTAG (EJTAG) Controller

3.2.1 EXECUTION UNIT

The MIPS32 M4K processor core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit General Purpose Registers (GPRs) used for integer operations and address calculation. One additional register file shadow set (containing thirty-two registers) is added to minimize context switching overhead during interrupt/exception processing. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- · Load aligner
- Bypass multiplexers used to avoid stalls when executing instruction streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing bit-wise logical operations
- Shifter and store aligner

3.2.2 MULTIPLY/DIVIDE UNIT (MDU)

MIPS32 M4K processor core includes a Multiply/Divide Unit (MDU) that contains a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the Integer Unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x16 booth recoded multiplier, result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The PIC32 core only checks the value of the latter (*rt*) operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

Divide operations are implemented with a simple 1 bit per clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If *rs* is 8 bits wide, 23 iterations are skipped. For a 16 bit wide *rs*, 15 iterations are skipped and for a 24 bit wide *rs*, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the PIC32 core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

Opcode	Operand Size (mul <i>rt</i>) (div <i>rs</i>)	Latency	Repeat Rate					
MULT/MULTU, MADD/MADDU,	16 bits	1	1					
MSUB/MSUBU	32 bits	2	2					
MUL	16 bits	2	1					
	32 bits	3	2					
DIV/DIVU	8 bits	12	11					
	16 bits	19	18					
	24 bits	26	25					
	32 bits	33	32					

TABLE 3-1:MIPS32[®] M4K[®] CORE HIGH-PERFORMANCE INTEGER MULTIPLY/DIVIDE UNIT
LATENCIES AND REPEAT RATES

The MIPS architecture defines that the result of a multiply or divide operation be placed in the HI and LO registers. Using the Move-From-HI (MFHI) and Move-From-LO (MFLO) instructions, these values can be transferred to the General Purpose Register file.

In addition to the HI/LO targeted operations, the MIPS32 architecture also defines a multiply instruction, MUL, which places the least significant results in the primary register file instead of the HI/LO register pair. By avoiding the explicit MFLO instruction required when using the LO register, and by supporting multiple destination registers, the throughput of multiply-intensive operations is increased.

Two other instructions, Multiply-Add (MADD) and Multiply-Subtract (MSUB), are used to perform the multiply-accumulate and multiply-subtract operations. The MADD instruction multiplies two numbers and then adds the product to the current contents of the HI and LO registers. Similarly, the MSUB instruction multiplies two operands and then subtracts the product from the HI and LO registers. The MADD and MSUB operations are commonly used in DSP algorithms.

3.2.3 SYSTEM CONTROL COPROCESSOR (CP0)

In the MIPS architecture, CP0 is responsible for the virtual-to-physical address translation, the exception control system, the processor's diagnostics capability, the operating modes (Kernel, User and Debug) and whether interrupts are enabled or disabled. Configuration information, such as presence of options like MIPS16e, is also available by accessing the CP0 registers, listed in Table 3-2.

Register Number	Register Name	Function
0-6	Reserved	Reserved.
7	HWREna	Enables access via the RDHWR instruction to selected hardware registers.
8	BadVAddr ⁽¹⁾	Reports the address for the most recent address-related exception.
9	Count ⁽¹⁾	Processor cycle count.
10	Reserved	Reserved.
11	Compare ⁽¹⁾	Timer interrupt control.
12	Status ⁽¹⁾	Processor status and control.
12	IntCtl ⁽¹⁾	Interrupt system status and control.
12	SRSCtl ⁽¹⁾	Shadow register set status and control.
12	SRSMap ⁽¹⁾	Provides mapping from vectored interrupt to a shadow set.
13	Cause ⁽¹⁾	Cause of last general exception.
14	EPC ⁽¹⁾	Program counter at last exception.
15	PRId	Processor identification and revision.
15	Ebase	Exception vector base register.
16	Config	Configuration register.
16	Config1	Configuration Register 1.
16	Config2	Configuration Register 2.
16	Config3	Configuration Register 3.
17-22	Reserved	Reserved.
23	Debug ⁽²⁾	Debug control and exception status.
24	DEPC ⁽²⁾	Program counter at last debug exception.
25-29	Reserved	Reserved.
30	ErrorEPC ⁽¹⁾	Program counter at last error.
31	DESAVE ⁽²⁾	Debug handler scratchpad register.
	I	

TABLE 3-2: COPROCESSOR 0 REGISTERS

Note 1: Registers used in exception processing.

2: Registers used during debug.

PIC32MX5XX/6XX/7XX

Coprocessor 0 also contains the logic for identifying and managing exceptions. Exceptions can be caused by a variety of sources, including alignment errors in data, external events or program errors. Table 3-3 lists the exception types in order of priority.

TABLE 3-3: PIC32MX5XX/6XX/7XX FAMILY CORE EXCEPTION TYPES

Exception	Description
Reset	Assertion MCLR or a Power-on Reset (POR).
DSS	EJTAG debug single step.
DINT	EJTAG debug interrupt. Caused by the assertion of the external <i>EJ_DINT</i> input or by setting the EjtagBrk bit in the ECR register.
NMI	Assertion of NMI signal.
Interrupt	Assertion of unmasked hardware or software interrupt signal.
DIB	EJTAG debug hardware instruction break matched.
AdEL	Fetch address alignment error. Fetch reference to protected address.
IBE	Instruction fetch bus error.
DBp	EJTAG breakpoint (execution of SDBBP instruction).
Sys	Execution of SYSCALL instruction.
Вр	Execution of BREAK instruction.
RI	Execution of a reserved instruction.
CpU	Execution of a coprocessor instruction for a coprocessor that is not enabled.
CEU	Execution of a CorExtend instruction when CorExtend is not enabled.
Ov	Execution of an arithmetic instruction that overflowed.
Tr	Execution of a trap (when trap condition is true).
DDBL/DDBS	EJTAG Data Address Break (address only) or EJTAG data value break on store (address + value).
AdEL	Load address alignment error. Load reference to protected address.
AdES	Store address alignment error. Store to protected address.
DBE	Load or store bus error.
DDBL	EJTAG data hardware breakpoint matched in load data compare.

3.3 Power Management

The MIPS32 M4K Processor core offers a number of power management features, including low-power design, active power management and power-down modes of operation. The core is a static design that supports slowing or halting the clocks, which reduces system power consumption during idle periods.

3.3.1 INSTRUCTION-CONTROLLED POWER MANAGEMENT

The mechanism for invoking Power-Down mode is through execution of the WAIT instruction. For more information on power management, see Section 28.0 "Power-Saving Features".

3.3.2 LOCAL CLOCK GATING

The majority of the power consumed by the PIC32MX-5XX/6XX/7XX family core is in the clock tree and clocking registers. The PIC32 family uses extensive use of local gated clocks to reduce this dynamic power consumption.

3.4 EJTAG Debug Support

The MIPS32 M4K Processor core provides for an Enhanced JTAG (EJTAG) interface for use in the software debug of application and kernel code. In addition to standard User mode and Kernel modes of operation, the MIPS M4K core provides a Debug mode that is entered after a debug exception (derived from a hardware breakpoint, single-step exception, etc.) is taken and continues until a Debug Exception Return (DERET) instruction is executed. During this time, the processor executes the debug exception handler routine.

The EJTAG interface operates through the Test Access Port (TAP), a serial communication port used for transferring test data in and out of the MIPS32 M4K processor core. In addition to the standard JTAG instructions, special instructions defined in the EJTAG specification define which registers are selected and how they are used.

PIC32MX5XX/6XX/7XX

NOTES:

4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. For detailed information, refer to Section 3. "Memory Organization" (DS60001115) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

PIC32MX5XX/6XX/7XX microcontrollers provide 4 GB of unified virtual memory address space. All memory regions, including program, data memory, SFRs and Configuration registers, reside in this address space at their respective unique addresses. The program and data memories can be optionally partitioned into user and kernel memories. In addition, the data memory can be made executable, allowing PIC32MX5XX/6XX/7XX devices to execute from data memory.

Key features include:

- 32-bit native data width
- Separate User (KUSEG) and Kernel (KSEG0/ KSEG1) mode address space
- Flexible program Flash memory partitioning
- Flexible data RAM partitioning for data and program space
- Separate boot Flash memory for protected code
- Robust bus exception handling to intercept runaway code
- Simple memory mapping with Fixed Mapping Translation (FMT) unit
- Cacheable (KSEG0) and non-cacheable (KSEG1) address regions

4.1 Memory Layout

PIC32MX5XX/6XX/7XX microcontrollers implement two address schemes: virtual and physical. All hardware resources, such as program memory, data memory and peripherals, are located at their respective physical addresses. Virtual addresses are exclusively used by the CPU to fetch and execute instructions as well as access peripherals. Physical addresses are used by bus master peripherals, such as DMA and the Flash controller, that access memory independently of the CPU.

The memory maps for the PIC32MX5XX/6XX/7XX devices are illustrated in Figure 4-1 through Figure 4-6. Table 4-1 provides memory map information for the Special Function Registers (SFRs).

FIGURE 4-1: MEMORY MAP ON RESET FOR PIC32MX564F064H, PIC32MX564F064L, PIC32MX664F064H AND PIC32MX664F064L DEVICES



FIGURE 4-2: MEMORY MAP ON RESET FOR PIC32MX534F064H AND PIC32MX534F064L DEVICES



PIC32MX5XX/6XX/7XX

FIGURE 4-3: MEMORY MAP ON RESET FOR PIC32MX564F128H, PIC32MX564F128L, PIC32MX664F128H, PIC32MX664F128L, PIC32MX764F128H AND PIC32MX764F128L DEVICES



(DS60001115)) and can be changed by initialization code provided by end user development tools (refer to the specific development tool documentation for information).

FIGURE 4-4: MEMORY MAP ON RESET FOR PIC32MX575F256H, PIC32MX575F256L, PIC32MX675F256H, PIC32MX675F256L, PIC32MX775F256H AND PIC32MX775F256L DEVICES



2: The size of this memory region is programmable (see Section 3. "Memory Organization" (DS60001115)) and can be changed by initialization code provided by end user development tools (refer to the specific development tool documentation for information).

PIC32MX5XX/6XX/7XX

FIGURE 4-5: MEMORY MAP ON RESET FOR PIC32MX575F512H, PIC32MX575F512L, PIC32MX675F512H, PIC32MX675F512L, PIC32MX775F512H AND PIC32MX775F512L DEVICES



(DS60001115)) and can be changed by initialization code provided by end user development tools (refer to the specific development tool documentation for information).

FIGURE 4-6: MEMORY MAP ON RESET FOR PIC32MX695F512H, PIC32MX695F512L, PIC32MX795F512H AND PIC32MX795F512L DEVICES



2: The size of this memory region is programmable (see Section 3. "Memory Organization" (DS60001115)) and can be changed by initialization code provided by end user development tools (refer to the specific development tool documentation for information).

TABLE 4-1: SFR MEMORY MAP

	Virtual A	Address
Peripheral	Base	Offset Start
Watchdog Timer		0x0000
RTCC		0x0200
Timer1-Timer5		0x0600
Input Capture 1-5		0x2000
Output Compare 1-5		0x3000
I2C1-I2C5		0x5000
SPI1-SPI4		0x5800
UART1-UART6	0xBF80	0x6000
PMP	UXBFOU	0x7000
ADC		0x9000
CVREF		0x9800
Comparator		0xA000
Oscillator		0xF000
Device and Revision ID		0xF200
Flash Controller		0xF400
Reset		0xF600
Interrupts		0x1000
Bus Matrix		0x2000
DMA		0x3000
Prefetch	0xBF88	0x4000
USB		0x5040
PORTA-PORTG		0x6000
Ethernet		0x9000
Configuration	0xBFC0	0x2FF0

4.2 Control Registers

Register 4-1 through Register 4-8 are used for setting the RAM and Flash memory partitions for data and code.

Virtual Address (BF88_#) Bits Bit Range Register Name 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 BMXERRIXI BMXERRICD BMXERRDMA BMXERRDS BMXERRIS 31:16 _ _ BMXCHEDMA _ — _ _ _ _ _ _ BMXCON⁽¹⁾ 2000 BMXWSDRM 15:0 BMXARB<2:0> _ _ _ _ _ _ _ _ _ 31:16 _ _ _ _ _ _ _ 2010 BMXDKPBA⁽¹⁾ 15:0 BMXDKPBA<15:0> 31:16 _ _ 2020 BMXDUDBA(1 15:0 BMXDUDBA<15:0> 31:16 _ 2030 BMXDUPBA⁽¹⁾ 15:0 BMXDUPBA<15:0> 31:16 2040 BMXDRMSZ BMXDRMSZ<31:0> 15:0 BMXPUPBA<19:16> 31:16 _ _ _ _ 2050 BMXPUPBA⁽¹⁾ 15:0 BMXPUPBA<15:0> 31:16 2060 BMXPFMSZ BMXPFMSZ<31:0> 15:0 31:16 2070 BMXBOOTSZ BMXBOOTSZ<31:0> 15:0

TABLE 4-2: BUS MATRIX REGISTER MAP

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

DS60001156J-page 55

All Resets

001F

0041

0000

0000

0000

0000

0000

0000

xxxx

xxxx

0000

0000

xxxx

xxxx

0000

3000

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	_	—	—	—
	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
23:16	_	_	—	BMX ERRIXI	BMX ERRICD	BMX ERRDMA	BMX ERRDS	BMX ERRIS
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	_	—	—	—
	U-0	R/W-1	U-0	U-0	U-0	R/W-0	R/W-0	R/W-1
7:0	_	BMX WSDRM	—	—	_	BMXARB<2:0>		

REGISTER 4-1: BMXCON: BUS MATRIX CONFIGURATION REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared

bit 31-21 **Unimplemented:** Read as '0'

bit 20	BMXERRIXI: Enable Bus Error from IXI bit
	 1 = Enable bus error exceptions for unmapped address accesses initiated from IXI shared bus 0 = Disable bus error exceptions for unmapped address accesses initiated from IXI shared bus
bit 19	BMXERRICD: Enable Bus Error from ICD Debug Unit bit
	 1 = Enable bus error exceptions for unmapped address accesses initiated from ICD 0 = Disable bus error exceptions for unmapped address accesses initiated from ICD
bit 18	BMXERRDMA: Bus Error from DMA bit
	 1 = Enable bus error exceptions for unmapped address accesses initiated from DMA 0 = Disable bus error exceptions for unmapped address accesses initiated from DMA
bit 17	BMXERRDS: Bus Error from CPU Data Access bit (disabled in Debug mode)
	 1 = Enable bus error exceptions for unmapped address accesses initiated from CPU data access 0 = Disable bus error exceptions for unmapped address accesses initiated from CPU data access
bit 16	BMXERRIS: Bus Error from CPU Instruction Access bit (disabled in Debug mode)
	 1 = Enable bus error exceptions for unmapped address accesses initiated from CPU instruction access 0 = Disable bus error exceptions for unmapped address accesses initiated from CPU instruction access
bit 15-7	Unimplemented: Read as '0'
bit 6	BMXWSDRM: CPU Instruction or Data Access from Data RAM Wait State bit
	 1 = Data RAM accesses from CPU have one wait state for address setup 0 = Data RAM accesses from CPU have zero wait states for address setup
bit 5-3	Unimplemented: Read as '0'
bit 2-0	BMXARB<2:0>: Bus Matrix Arbitration Mode bits
	111 = Reserved (using these Configuration modes will produce undefined behavior)
	•
	011 = Reserved (using these Configuration modes will produce undefined behavior)
	010 = Arbitration Mode 2 001 = Arbitration Mode 1 (default)
	000 = Arbitration Mode 0

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	-	_	_	—	_	—	-	—	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	_	—	_	—	_	—	_	—	
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	
15:8	BMXDKPBA<15:8>								
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
				BMXDK	PBA<7:0>				

REGISTER 4-2: BMXDKPBA: DATA RAM KERNEL PROGRAM BASE ADDRESS REGISTER

Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-10 **BMXDKPBA<15:10>:** DRM Kernel Program Base Address bits When non-zero, this value selects the relative base address for kernel program space in RAM

bit 9-0 **BMXDKPBA<9:0>:** DRM Kernel Program Base Address Read-Only bits Value is always '0', which forces 1 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	-	_	_	—	_	—	—	—	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	—	—	—	—	—	—	—	—	
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	
15:8	BMXDUDBA<15:8>								
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
7:0				BMXDU	DBA<7:0>				

REGISTER 4-3: BMXDUDBA: DATA RAM USER DATA BASE ADDRESS REGISTER

Legend:

Legena:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

bit 15-10 BMXDUDBA<15:10>: DRM User Data Base Address bits

When non-zero, the value selects the relative base address for User mode data space in RAM, the value must be greater than BMXDKPBA.

bit 9-0 BMXDUDBA<9:0>: DRM User Data Base Address Read-Only bits Value is always '0', which forces 1 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

I

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0									
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0									
31:24	—	_			_	—		—									
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0									
23:16	—	—	_	_	_	—	_	—									
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0									
15:8	BMXDUPBA<15:8>																
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0									
7:0				BMXDU	PBA<7:0>			BMXDUPBA<7:0>									

REGISTER 4-4: BMXDUPBA: DATA RAM USER PROGRAM BASE ADDRESS REGISTER

Legend:

Legena.						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-16 Unimplemented: Read as '0'

bit 15-10 BMXDUPBA<15:10>: DRM User Program Base Address bits

When non-zero, the value selects the relative base address for User mode program space in RAM, BMXDUPBA must be greater than BMXDUDBA.

bit 9-0 **BMXDUPBA<9:0>:** DRM User Program Base Address Read-Only bits Value is always '0', which forces 1 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
04.04	R	R	R	R	R	R	R	R					
31:24	BMXDRMSZ<31:24>												
00.40	R	R	R	R	R	R	R	R					
23:16	BMXDRMSZ<23:16>												
45.0	R	R	R	R	R	R	R	R					
15:8				BMXDR	MSZ<15:8>								
7.0	R	R	R	R	R	R	R	R					
7:0 BMXDRMSZ<7:0>													

REGISTER 4-5: BMXDRMSZ: DATA RAM SIZE REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 **BMXDRMSZ<31:0>:** Data RAM Memory (DRM) Size bits Static value that indicates the size of the Data RAM in bytes: 0x00004000 = device has 16 KB RAM 0x00008000 = device has 32 KB RAM 0x00010000 = device has 64 KB RAM

REGISTER 4-6: BMXPUPBA: PROGRAM FLASH (PFM) USER PROGRAM BASE ADDRESS REGISTER^(1,2)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31:24	_	_	_	—	_	—		_				
00.40	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:16	_	—	_	—	BMXPUPBA<19:16>							
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0				
15:8	BMXPUPBA<15:8>											
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
7:0	BMXPUPBA<7:0>											

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-20 Unimplemented: Read as '0'

bit 19-11 BMXPUPBA<19:11>: Program Flash (PFM) User Program Base Address bits

bit 10-0 **BMXPUPBA<10:0>:** Program Flash (PFM) User Program Base Address Read-Only bits Value is always '0', which forces 2 KB increments

- **Note 1:** At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.
 - **2:** The value in this register must be less than or equal to BMXPFMSZ.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
04.04	R	R	R	R	R	R	R	R					
31:24	BMXPFMSZ<31:24>												
22:46	R	R	R	R	R	R	R	R					
23:16	BMXPFMSZ<23:16>												
45.0	R	R	R	R	R	R	R	R					
15:8	BMXPFMSZ<15:8>												
7.0	R	R	R	R	R	R	R	R					
7:0	BMXPFMSZ<7:0>												

REGISTER 4-7: BMXPFMSZ: PROGRAM FLASH (PFM) SIZE REGISTER

Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 BMXPFMSZ<31:0>: Program Flash Memory (PFM) Size bits

Static value that indicates the size of the PFM in bytes: 0x00010000 = device has 64 KB Flash 0x00020000 = device has 128 KB Flash 0x00040000 = device has 256 KB Flash 0x00080000 = device has 512 KB Flash

REGISTER 4-8: BMXBOOTSZ: BOOT FLASH (IFM) SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
04.04	R	R	R	R	R	R	R	R					
31:24	BMXBOOTSZ<31:24>												
00.40	R	R	R	R	R	R	R	R					
23:16	BMXBOOTSZ<23:16>												
15.0	R	R	R	R	R	R	R	R					
15:8	BMXBOOTSZ<15:8>												
7.0	R	R	R	R	R	R	R	R					
7:0				BMXBO	OTSZ<7:0>								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 **BMXBOOTSZ<31:0>:** Boot Flash Memory (BFM) Size bits Static value that indicates the size of the Boot PFM in bytes: 0x00003000 = device has 12 KB boot Flash NOTES:

5.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Program Memory" (DS60001121) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32). PIC32MX5XX/6XX/7XX devices contain an internal Flash program memory for executing user code. There are three methods by which the user can program this memory:

- Run-Time Self-Programming (RTSP)
- EJTAG Programming
- In-Circuit Serial Programming[™] (ICSP[™])

RTSP is performed by software executing from either Flash or RAM memory. Information about RTSP techniques is available in **Section 5. "Flash Program Memory"** (DS60001121) in the *"PIC32 Family Reference Manual"*.

EJTAG is performed using the EJTAG port of the device and an EJTAG capable programmer.

ICSP is performed using a serial data connection to the device and allows much faster programming times than RTSP.

The EJTAG and ICSP methods are described in the "*PIC32 Flash Programming Specification*" (DS60001145), which can be downloaded from the Microchip web site.

Note: For PIC32MX5XX/6XX/7XX devices, the Flash page size is 4 KB and the row size is 512 bytes (1024 IW and 128 IW, respectively).

5.1 **Control Registers**



FLASH CONTROLLER REGISTER MAP

ess										Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
E400	NVMCON ⁽¹⁾	31:16	_	<u>− − − − − − − − − − − − − − − − − − − </u>															
F400	INVIVICOIN	15:0	WR	WREN WRERR LVDERR LVDSTAT — — — — — — 0000															
F410	NVMKEY	31:16		NVMKEY<31:0>															
F410		15:0									1<31.0>								0000
E420	NVMADDR ⁽¹⁾	31:16								NVMADE	P-31.0~								0000
F420	INVIVIADUR [®]	15:0								NVIVIADL	K<31.0>								0000
E420	NVMDATA	31:16									A .21.0								0000
F430	NVINDATA	15:0		NVMDATA<31:0>															
F440	NVMSRC	31:16								NVMSRCA	21.0								0000
F440	ADDR	15:0								INVIVISICAL	501<31.0>								0000

PIC32MX5XX/6XX/7XX

x = unknown value on Reset; ---- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

This register has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

Bit

Bit

Bit

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24		_	—	_	_	—	—			
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16		_	_		—					
45.0	R/W-0, HC	R/W-0	R-0, HS	R-0, HS	R-0, HSC	U-0	U-0	U-0		
15:8	WR	WREN WRERR ⁽¹⁾ LVDERR ⁽¹⁾ LVDSTAT ⁽¹⁾ –					—			
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0 R/W-0 R/				
7.0	—	—	—	—		NVMOF	P<3:0>			
Legend:		U = Unimple	emented bit, r	ead as '0'		HSC = Set an	d Cleared by	hardware		
R = Reac	lable bit	W = Writable		HS = Set by	/ hardware	HC = Cleared	-			
-n = Value		'1' = Bit is se		'0' = Bit is c		x = Bit is unkr	•			
				0 - Dit 10 0						
bit 31-16	Unimpleme	nted: Read a	is '0'							
bit 15	WR: Write C									
	This bit is w	ritable when V	VREN = 1 an	d the unlock	sequence is fo	ollowed.				
	1 = Initiate a	a Flash operat	tion. Hardwar	e clears this I	bit when the o	peration compl	etes			
		peration comp								
bit 14		te Enable bit								
	1 = Enable v	writes to WR I	bit and enable	es LVD circuit	t					
	0 = Disable	writes to WR	bit and disabl	es LVD circu	it					
	Note:	This is the on	lv bit in this re	aister that is	reset by a dev	vice Reset.				
bit 13		rite Error bit ⁽¹		9	, ,					
		ad-only and i		ly set by hard	lware.					
		n or erase sec								
	•	n or erase sec	•	•	•					
bit 12					must be enab	led)(1)				
		ad-only and is								
		-			if WRERR is	set)				
		level is accep				001)				
bit 11	-			-	it must be ena	bled)(1)				
					eared, by hard					
		tage event is		, ,	, , , , , , , , , , , , , , , , , , ,					
		tage event is								
bit 10-4		nted: Read a								
bit 3-0	-	0>: NVM Ope								
		re writable wi		0.						
	1111 = Res									
	•	orrou								
	•									
	•	a m ca d								
	0111 = Res 0110 = No o									
		•	FM) erase or	eration eras	es PFM if all r	bages are not v	vrite-protected	Ч		
						R if it is not wr		4		
						DDR if it is not		ed		
	0010 = No c		P9-		,		- F	-		
			eration: progr	ams word se	elected by NVM	MADDR if it is r	not write-prote	ected		
	0000 = No o	operation			-		-			

REGISTER 5-1: NVMCON: PROGRAMMING CONTROL REGISTER

Bit

Bit

Bit

Bit

Bit

Bit

Note 1: This bit is cleared by setting NVMOP == 0000b, and initiating a Flash operation (i.e., WR).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
04.04	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0					
31:24	NVMKEY<31:24>												
00.40	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0					
23:16	NVMKEY<23:16>												
45.0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0					
15:8	NVMKEY<15:8>												
7.0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0					
7:0		NVMKEY<7:0>											

REGISTER 5-2: NVMKEY: PROGRAMMING UNLOCK REGISTER

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-0 NVMKEY<31:0>: Unlock Register bits

These bits are write-only, and read as '0' on any read.

Note: This register is used as part of the unlock sequence to prevent inadvertent writes to the PFM.

REGISTER 5-3: NVMADDR: FLASH ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24	NVMADDR<31:24>									
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	NVMADDR<23:16>									
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	NVMADDR<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				NVMAE	DDR<7:0>					

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-0 NVMADDR<31:0>: Flash Address bits Bulk/Chip/PFM Erase: Address is ignored. Page Erase: Address identifies the page to erase. Row Program: Address identifies the row to program. Word Program: Address identifies the word to program.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24	NVMDATA<31:24>									
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	NVMDATA<23:16>									
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	NVMDATA<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				NVMD/	ATA<7:0>					

REGISTER 5-4: NVMDATA: FLASH PROGRAM DATA REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 NVMDATA<31:0>: Flash Programming Data bits

Note: The bits in this register are only reset by a Power-on Reset (POR).

REGISTER 5-5: NVMSRCADDR: SOURCE DATA ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24	NVMSRCADDR<31:24>									
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	NVMSRCADDR<23:16>									
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	NVMSRCADDR<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				NVMSRC	ADDR<7:0>					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 NVMSRCADDR<31:0>: Source Data Address bits

The system physical address of the data to be programmed into the Flash when the NVMOP<3:0> bits (NVMCON<3:0>) are set to perform row programming.

PIC32MX5XX/6XX/7XX

NOTES:

6.0 RESETS

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 7. "Resets" (DS60001118) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The Reset module combines all Reset sources and controls the device Master Reset signal, SYSRST. The following is a list of device Reset sources:

- Power-on Reset (POR)
- Master Clear Reset pin (MCLR)
- Software Reset (SWR)
- Watchdog Timer Reset (WDTR)
- Brown-out Reset (BOR)
- Configuration Mismatch Reset (CMR)

A simplified block diagram of the Reset module is illustrated in Figure 6-1.



FIGURE 6-1: SYSTEM RESET BLOCK DIAGRAM

6.1 Control Registers

TABLE 6-1: RESETS REGISTER MAP

ess		e		Bits											(2)				
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
Fc00	DCON	31:16	_	—	—	—	_	_	_	_	_	—	—	_	_	_	—	—	0000
F600	RCON	15:0		_	_	_	_	_	CMR	VREGS	EXTR	SWR	_	WDTO	SLEEP	IDLE	BOR	POR	0000
5040	RSWRST	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
F610	RSWRSI	15:0	—			_	_	—	_	—	—	_		_	_	_	_	SWRST	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: Reset values are dependent on the DEVCFGx Configuration bits and the type of Reset.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0						
31.24		_		—	_	—		—
23:16	U-0	U-0						
23.10	_	_	_	—	_	—		—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0
15:8	—	_	—	—	_	—	CMR	VREGS
7.0	R/W-0, HS	R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-1, HS	R/W-1, HS
7:0	EXTR	SWR	_	WDTO	SLEEP	IDLE	BOR ⁽¹⁾	POR ⁽¹⁾

REGISTER 6-1: RCON: RESET CONTROL REGISTER

Legend:	HS = Set by hardware		
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-10	Unimplemented: Read as '0	n'
	eninplemented. Read as	

bit 9	CMR: Configuration Mismatch Reset Flag bit
	1 = Configuration mismatch Reset has occurred
	0 = Configuration mismatch Reset has not occurred
bit 8	VREGS: Voltage Regulator Standby Enable bit
	$\ensuremath{\mathtt{l}}$ = Regulator is enabled and is on during Sleep mode
	0 = Regulator is set to Stand-by Tracking mode
bit 7	EXTR: External Reset (MCLR) Pin Flag bit
	1 = Master Clear (pin) Reset has occurred
	0 = Master Clear (pin) Reset has not occurred
bit 6	SWR: Software Reset Flag bit
	1 = Software Reset was executed
	0 = Software Reset was not executed
bit 5	Unimplemented: Read as '0'
bit 4	WDTO: Watchdog Timer Time-out Flag bit
	1 = WDT Time-out has occurred
	0 = WDT Time-out has not occurred
bit 3	SLEEP: Wake From Sleep Flag bit
	1 = Device was in Sleep mode
	0 = Device was not in Sleep mode
bit 2	IDLE: Wake From Idle Flag bit
	1 = Device was in Idle mode
	0 = Device was not in Idle mode
bit 1	BOR: Brown-out Reset Flag bit ⁽¹⁾
	1 = Brown-out Reset has occurred
	0 = Brown-out Reset has not occurred
bit 0	POR: Power-on Reset Flag bit ⁽¹⁾
	1 = Power-on Reset has occurred
	0 = Power-on Reset has not occurred

Note 1: User software must clear this bit to view the next detection.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	_	_	—	_	_	-	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	-	_	_	—	_	_	_	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	—	_	_	_	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	W-0, HC
7:0		_	_	—	—			SWRST ⁽¹⁾

REGISTER 6-2: RSWRST: SOFTWARE RESET REGISTER

Le	gend:	HC = Cleared by hardware		
R =	= Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n :	= Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-1 Unimplemented: Read as '0'

- bit 0 SWRST: Software Reset Trigger bit⁽¹⁾ 1 = Enable software Reset event 0 = No effect
- Note 1: The system unlock sequence must be performed before the SWRST bit can be written. Refer to Section 6. "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.
7.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 8. "Interrupts"** (DS60001108) in the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32).

PIC32MX5XX/6XX/7XX devices generate interrupt requests in response to interrupt events from peripheral modules. The interrupt control module exists externally to the CPU logic and prioritizes the interrupt events before presenting them to the CPU.

The Interrupt Controller module includes the following features:

- Up to 96 interrupt sources
- Up to 64 interrupt vectors
- Single and multi-vector mode operations
- · Five external interrupts with edge polarity control
- Interrupt proximity timer
- Seven user-selectable priority levels for each vector
- Four user-selectable sub-priority levels within each priority
- Dedicated shadow set for user-selectable priority level
- Software can generate any interrupt
- User-configurable interrupt vector table location
- · User-configurable interrupt vector spacing

A simplified block diagram of the Interrupt Controller module is illustrated in Figure 7-1.

FIGURE 7-1: INTERRUPT CONTROLLER MODULE



TABLE 7-1:INTERRUPT IRQ, VECTOR AND BIT LOCATION

Interrupt Source ⁽¹⁾	IRQ	Vector		Interru	pt Bit Location	
Interrupt Source."	Number	Number	Flag	Enable	Priority	Sub-Priority
	Highe	est Natural	Order Priorit	y	•	
CT – Core Timer Interrupt	0	0	IFS0<0>	IEC0<0>	IPC0<4:2>	IPC0<1:0>
CS0 – Core Software Interrupt 0	1	1	IFS0<1>	IEC0<1>	IPC0<12:10>	IPC0<9:8>
CS1 – Core Software Interrupt 1	2	2	IFS0<2>	IEC0<2>	IPC0<20:18>	IPC0<17:16>
INT0 – External Interrupt 0	3	3	IFS0<3>	IEC0<3>	IPC0<28:26>	IPC0<25:24>
T1 – Timer1	4	4	IFS0<4>	IEC0<4>	IPC1<4:2>	IPC1<1:0>
IC1 – Input Capture 1	5	5	IFS0<5>	IEC0<5>	IPC1<12:10>	IPC1<9:8>
OC1 – Output Compare 1	6	6	IFS0<6>	IEC0<6>	IPC1<20:18>	IPC1<17:16>
INT1 – External Interrupt 1	7	7	IFS0<7>	IEC0<7>	IPC1<28:26>	IPC1<25:24>
T2 – Timer2	8	8	IFS0<8>	IEC0<8>	IPC2<4:2>	IPC2<1:0>
IC2 – Input Capture 2	9	9	IFS0<9>	IEC0<9>	IPC2<12:10>	IPC2<9:8>
OC2 – Output Compare 2	10	10	IFS0<10>	IEC0<10>	IPC2<20:18>	IPC2<17:16>
INT2 – External Interrupt 2	11	11	IFS0<11>	IEC0<11>	IPC2<28:26>	IPC2<25:24>
T3 – Timer3	12	12	IFS0<12>	IEC0<12>	IPC3<4:2>	IPC3<1:0>
IC3 – Input Capture 3	13	13	IFS0<13>	IEC0<13>	IPC3<12:10>	IPC3<9:8>
OC3 – Output Compare 3	14	14	IFS0<14>	IEC0<14>	IPC3<20:18>	IPC3<17:16>
INT3 – External Interrupt 3	15	15	IFS0<15>	IEC0<15>	IPC3<28:26>	IPC3<25:24>
T4 – Timer4	16	16	IFS0<16>	IEC0<16>	IPC4<4:2>	IPC4<1:0>
IC4 – Input Capture 4	17	17	IFS0<17>	IEC0<17>	IPC4<12:10>	IPC4<9:8>
OC4 – Output Compare 4	18	18	IFS0<18>	IEC0<18>	IPC4<20:18>	IPC4<17:16>
INT4 – External Interrupt 4	19	19	IFS0<19>	IEC0<19>	IPC4<28:26>	IPC4<25:24>
T5 – Timer5	20	20	IFS0<20>	IEC0<20>	IPC5<4:2>	IPC5<1:0>
IC5 – Input Capture 5	21	21	IFS0<21>	IEC0<21>	IPC5<12:10>	IPC5<9:8>
OC5 – Output Compare 5	22	22	IFS0<22>	IEC0<22>	IPC5<20:18>	IPC5<17:16>
SPI1E – SPI1 Fault	23	23	IFS0<23>	IEC0<23>	IPC5<28:26>	IPC5<25:24>
SPI1RX – SPI1 Receive Done	24	23	IFS0<24>	IEC0<24>	IPC5<28:26>	IPC5<25:24>
SPI1TX – SPI1 Transfer Done	25	23	IFS0<25>	IEC0<25>	IPC5<28:26>	IPC5<25:24>
U1E – UART1 Error						
SPI3E – SPI3 Fault	26	24	IFS0<26>	IEC0<26>	IPC6<4:2>	IPC6<1:0>
I2C3B – I2C3 Bus Collision Event						
U1RX – UART1 Receiver						
SPI3RX – SPI3 Receive Done	27	24	IFS0<27>	IEC0<27>	IPC6<4:2>	IPC6<1:0>
I2C3S – I2C3 Slave Event						
U1TX – UART1 Transmitter						
SPI3TX – SPI3 Transfer Done	28	24	IFS0<28>	IEC0<28>	IPC6<4:2>	IPC6<1:0>
I2C3M – I2C3 Master Event						
I2C1B – I2C1 Bus Collision Event	29	25	IFS0<29>	IEC0<29>	IPC6<12:10>	IPC6<9:8>
I2C1S – I2C1 Slave Event	30	25	IFS0<30>	IEC0<30>	IPC6<12:10>	IPC6<9:8>
I2C1M – I2C1 Master Event	31	25	IFS0<31>	IEC0<31>	IPC6<12:10>	IPC6<9:8>
CN – Input Change Interrupt	32	26	IFS1<0>	IEC1<0>	IPC6<20:18>	IPC6<17:16>

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MX5XX USB and CAN Features", TABLE 2: "PIC32MX6XX USB and Ethernet Features" and TABLE 3: "PIC32MX7XX USB, Ethernet, and CAN Features" for the list of available peripherals.

TABLE 7-1: INTERRUPT IRQ	VECTOR	AND BIT	LOCATIO	N (CONTIN	UED)	
	IRQ	Vector		Interru	pt Bit Location	
Interrupt Source ⁽¹⁾	Number	Number	Flag	Enable	Priority	Sub-Priority
AD1 – ADC1 Convert Done	33	27	IFS1<1>	IEC1<1>	IPC6<28:26>	IPC6<25:24>
PMP – Parallel Master Port	34	28	IFS1<2>	IEC1<2>	IPC7<4:2>	IPC7<1:0>
CMP1 – Comparator Interrupt	35	29	IFS1<3>	IEC1<3>	IPC7<12:10>	IPC7<9:8>
CMP2 – Comparator Interrupt	36	30	IFS1<4>	IEC1<4>	IPC7<20:18>	IPC7<17:16>
U2E – UART2 Error SPI2E – SPI2 Fault I2C4B – I2C4 Bus Collision Event	37	31	IFS1<5>	IEC1<5>	IPC7<28:26>	IPC7<25:24>
U2RX – UART2 Receiver SPI2RX – SPI2 Receive Done I2C4S – I2C4 Slave Event	38	31	IFS1<6>	IEC1<6>	IPC7<28:26>	IPC7<25:24>
U2TX – UART2 Transmitter SPI2TX – SPI2 Transfer Done IC4M – I2C4 Master Event	39	31	IFS1<7>	IEC1<7>	IPC7<28:26>	IPC7<25:24>
U3E – UART3 Error SPI4E – SPI4 Fault I2C5B – I2C5 Bus Collision Event	40	32	IFS1<8>	IEC1<8>	IPC8<4:2>	IPC8<1:0>
U3RX – UART3 Receiver SPI4RX – SPI4 Receive Done I2C5S – I2C5 Slave Event	41	32	IFS1<9>	IEC1<9>	IPC8<4:2>	IPC8<1:0>
U3TX – UART3 Transmitter SPI4TX – SPI4 Transfer Done IC5M – I2C5 Master Event	42	32	IFS1<10>	IEC1<10>	IPC8<4:2>	IPC8<1:0>
I2C2B – I2C2 Bus Collision Event	43	33	IFS1<11>	IEC1<11>	IPC8<12:10>	IPC8<9:8>
I2C2S – I2C2 Slave Event	44	33	IFS1<12>	IEC1<12>	IPC8<12:10>	IPC8<9:8>
I2C2M – I2C2 Master Event	45	33	IFS1<13>	IEC1<13>	IPC8<12:10>	IPC8<9:8>
FSCM – Fail-Safe Clock Monitor	46	34	IFS1<14>	IEC1<14>	IPC8<20:18>	IPC8<17:16>
RTCC – Real-Time Clock and Calendar	47	35	IFS1<15>	IEC1<15>	IPC8<28:26>	IPC8<25:24>
DMA0 – DMA Channel 0	48	36	IFS1<16>	IEC1<16>	IPC9<4:2>	IPC9<1:0>
DMA1 – DMA Channel 1	49	37	IFS1<17>	IEC1<17>	IPC9<12:10>	IPC9<9:8>
DMA2 – DMA Channel 2	50	38	IFS1<18>	IEC1<18>	IPC9<20:18>	IPC9<17:16>
DMA3 – DMA Channel 3	51	39	IFS1<19>	IEC1<19>	IPC9<28:26>	IPC9<25:24>
DMA4 – DMA Channel 4	52	40	IFS1<20>	IEC1<20>	IPC10<4:2>	IPC10<1:0>
DMA5 – DMA Channel 5	53	41	IFS1<21>	IEC1<21>	IPC10<12:10>	IPC10<9:8>
DMA6 – DMA Channel 6	54	42	IFS1<22>	IEC1<22>	IPC10<20:18>	IPC10<17:16>
DMA7 – DMA Channel 7	55	43	IFS1<23>	IEC1<23>	IPC10<28:26>	IPC10<25:24>
FCE – Flash Control Event	56	44	IFS1<24>	IEC1<24>	IPC11<4:2>	IPC11<1:0>
USB – USB Interrupt	57	45	IFS1<25>	IEC1<25>	IPC11<12:10>	IPC11<9:8>
CAN1 – Control Area Network 1	58	46	IFS1<26>	IEC1<26>	IPC11<20:18>	IPC11<17:16>
CAN2 – Control Area Network 2	59	47	IFS1<27>	IEC1<27>	IPC11<28:26>	IPC11<25:24>
ETH – Ethernet Interrupt	60	48	IFS1<28>	IEC1<28>	IPC12<4:2>	IPC12<1:0>
IC1E – Input Capture 1 Error	61	5	IFS1<29>	IEC1<29>	IPC1<12:10>	IPC1<9:8>
IC2E – Input Capture 2 Error	62	9	IFS1<30>	IEC1<30>	IPC2<12:10>	IPC2<9:8>

TABLE 7-1: INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MX5XX USB and CAN Features", TABLE 2: "PIC32MX6XX USB and Ethernet Features" and TABLE 3: "PIC32MX7XX USB, Ethernet, and CAN Features" for the list of available peripherals.

TABLE 7-1:	INTERRUPT IRQ,	, VECTOR ANI	D BIT LOCATION	(CONTINUED)
------------	----------------	--------------	----------------	-------------

					;	
Interrupt Source ⁽¹⁾	IRQ	Vector		Interru	pt Bit Location	
	Number	Number	Flag	Enable	Priority	Sub-Priority
IC3E – Input Capture 3 Error	63	13	IFS1<31>	IEC1<31>	IPC3<12:10>	IPC3<9:8>
IC4E – Input Capture 4 Error	64	17	IFS2<0>	IEC2<0>	IPC4<12:10>	IPC4<9:8>
IC5E – Input Capture 5 Error	65	21	IFS2<1>	IEC2<1>	IPC5<12:10>	IPC5<9:8>
PMPE – Parallel Master Port Error	66	28	IFS2<2>	IEC2<2>	IPC7<4:2>	IPC7<1:0>
U4E – UART4 Error	67	49	IFS2<3>	IEC2<3>	IPC12<12:10>	IPC12<9:8>
U4RX – UART4 Receiver	68	49	IFS2<4>	IEC2<4>	IPC12<12:10>	IPC12<9:8>
U4TX – UART4 Transmitter	69	49	IFS2<5>	IEC2<5>	IPC12<12:10>	IPC12<9:8>
U6E – UART6 Error	70	50	IFS2<6>	IEC2<6>	IPC12<20:18>	IPC12<17:16>
U6RX – UART6 Receiver	71	50	IFS2<7>	IEC2<7>	IPC12<20:18>	IPC12<17:16>
U6TX – UART6 Transmitter	72	50	IFS2<8>	IEC2<8>	IPC12<20:18>	IPC12<17:16>
U5E – UART5 Error	73	51	IFS2<9>	IEC2<9>	IPC12<28:26>	IPC12<25:24>
U5RX – UART5 Receiver	74	51	IFS2<10>	IEC2<10>	IPC12<28:26>	IPC12<25:24>
U5TX – UART5 Transmitter	75	51	IFS2<11>	IEC2<11>	IPC12<28:26>	IPC12<25:24>
(Reserved)	—	—	—		<u> </u>	
	Lowe	est Natural (Order Priority	/		

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MX5XX USB and CAN Features", TABLE 2: "PIC32MX6XX USB and Ethernet Features" and TABLE 3: "PIC32MX7XX USB, Ethernet, and CAN Features" for the list of available peripherals.

7.1 **Control Registers**

TABLE 7-2: INTERRUPT REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H AND PIC32MX575F512H DEVICES

	1			Bits														1	
ess										Bits									
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4000	INITOON	31:16	—	_	_	_	_	—	-	_	_	_		_	—	_	_	SS0	0000
1000	INTCON	15:0	—	—	_	MVEC	—		TPC<2:0>		—	—	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT ⁽³⁾	31:16	_	_	_	—	_	_	—	—	—	_			—		_	—	0000
1010	INTSTAT	15:0	—	—	—	—	—		SRIPL<2:0>		—	—			VEC<5:0)>			0000
1020	IPTMR	31:16 15:0								IPTMR<3	1:0>								0000
1030	IFS0		I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF SPI3TXIF I2C3MIF	U1RXIF SPI3RXIF I2C3SIF	U1EIF SPI3EIF I2C3BIF	_	_	_	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	_	_	CAN1IF	USBIF	FCEIF	DMA7IF ⁽²⁾	DMA6IF ⁽²⁾	DMA5IF ⁽²⁾	DMA4IF ⁽²⁾	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
1040	IFS1							U2TXIF	U2RXIF	U2EIF	U3TXIF	U3RXIF	U3EIF						
1040	11 31	15:0	RTCCIF	FSCMIF	—	—	—	SPI4TXIF	SPI4RXIF	SPI4EIF	SPI2TXIF	SPI2RXIF	SPI2EIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
								I2C5MIF	I2C5SIF	I2C5BIF	I2C4MIF	I2C4SIF	I2C4BIF						
1050	IFS2	31:16	_	—	—	—		—	_	—	—	—	_	—			—	—	0000
		15:0	—	—	—	—	U5TXIF	U5RXIF	U5EIF	U6TXIF	U6RXIF	U6EIF	U4TXIF	U4RXIF	U4EIF	PMPEIF	IC5EIF	IC4EIF	0000
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE SPI3TXIE	U1RXIE SPI3RXIE	U1EIE SPI3EIE	_	_	_	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
1000	ILC0					I2C3MIE	I2C3SIE	I2C3BIE											
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	—	—	CAN1IE	USBIE	FCEIE	DMA7IE ⁽²⁾	DMA6IE ⁽²⁾	DMA5IE ⁽²⁾	DMA4IE ⁽²⁾	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
1070	IEC1							U2TXIE	U2RXIE	U2EIE	U3TXIE	U3RXIE	U3EIE						
1070	1201	15:0	RTCCIE	FSCMIE	—	—	—	SPI4TXIE	SPI4RXIE	SPI4EIE	SPI2TXIE	SPI2RXIE	SPI2EIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
								I2C5MIE	I2C5SIE	I2C5BIE	I2C4MIE	I2C4SIE	I2C4BIE						
1080	IEC2	31:16	—	—	—	_	—	—	—	—	—	—	_	—	—	—	—	—	0000
		15:0	—	—	—	—	U5TXIE	U5RXIE	U5EIE	U6TXIE	U6RXIE	U6EIE	U4TXIE	U4RXIE		PMPEIE	IC5EIE	IC4EIE	0000
1090	IPC0	31:16	—	—	—		INT0IP<2:0>		INTOIS		—	—	_		S1IP<2:0>		CS1IS		0000
		15:0	—	—	—		CS0IP<2:0> s '0'. Reset v		CS0IS		—	—	—	C	CTIP<2:0>		CTIS	<1:0>	0000

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET Note 1: and INV Registers" for more information.

These bits are not available on PIC32MX534/564/664/764 devices. 2:

This register does not have associated CLR, SET, and INV registers. 3:

TABLE 7-2: INTERRUPT REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H AND PIC32MX575F512H DEVICES (CONTINUED)

ess										Bits									
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
10A0	IPC1	31:16		—	—		INT1IP<2:0>		INT1IS	<1:0>	-	-	—	C	C1IP<2:0>	>	OC1IS	S<1:0>	0000
TUAU	IFCI	15:0	_	_	_		IC1IP<2:0>		IC1IS<	<1:0>	_		_	-	T1IP<2:0>		T1IS	<1:0>	0000
10B0	IPC2	31:16	_	—	—		INT2IP<2:0>		INT2IS	<1:0>	—	—	—	C	C2IP<2:0>	>	OC2IS	S<1:0>	0000
IUBU	IF02	15:0		_	_		IC2IP<2:0>		IC2IS<	<1:0>	_	-	—	-	T2IP<2:0>		T2IS	<1:0>	0000
10C0	IPC3	31:16	_	_	_		INT3IP<2:0>		INT3IS	<1:0>	_		_	C	C3IP<2:0>	>	OC3IS	S<1:0>	0000
1000	IFC3	15:0	_	_	_		IC3IP<2:0>		IC3IS<	<1:0>	_		_	-	T3IP<2:0>		T3IS	<1:0>	0000
10D0	IPC4	31:16		_	_		INT4IP<2:0>		INT4IS	<1:0>	_	-	_	C	C4IP<2:0>	>	OC4IS	S<1:0>	0000
TODO	11 04	15:0	_	_	_		IC4IP<2:0>		IC4IS<	<1:0>	—	—	_	-	T4IP<2:0>		T4IS	<1:0>	0000
10E0	IPC5	31:16	—	—	—		—	—	—	—	—	—	—	C	C5IP<2:0>	>	OC5IS	S<1:0>	0000
TOLO	1 05	15:0	—	_	_		IC5IP<2:0>		IC5IS<	<1:0>	—	—	—	-	T5IP<2:0>		T5IS	<1:0>	0000
		31:16	—	—	—		AD1IP<2:0>		AD1IS-	<1:0>	—	—	—	(CNIP<2:0>		CNIS	-	0000
10F0	IPC6														J1IP<2:0>		U1IS	-	
101.0	1 00	15:0	—	—	—		I2C1IP<2:0>		I2C1IS	<1:0>	—	—	—	-	PI3IP<2:0;		SPI3IS		0000
														12	2C3IP<2:0>	>	12C31	S<1:0>	
							U3IP<2:0>		U3IS<	:1:0>									
1100	IPC7	31:16	—	—	—		SPI2IP<2:0>		SPI2IS	-	—	—	—	CI	MP2IP<2:0	>	CMP2I	S<1:0>	0000
	11 07						I2C4IP<2:0>		I2C4IS										
		15:0	—	—	—		CMP1IP<2:0>		CMP1IS		—	—	—		MPIP<2:0		PMPIS		0000
		31:16	—	—	—	F	RTCCIP<2:0>	•	RTCCIS	S<1:0>	_	_	_		SCMIP<2:0	>	FSCM		0000
1110	IPC8														J2IP<2:0>		U2IS		
		15:0	—	—	—	—	—	—	-	—	—	—	—		PI4IP<2:0;			S<1:0>	0000
															2C5IP<2:0>		12C518		
1120	IPC9	31:16	—	—	—		DMA3IP<2:0>		DMA3IS		—	—	—		MA2IP<2:0		DMA2I		0000
		15:0	—	—	—		DMA1IP<2:0>		DMA1IS		—	—	—		MA0IP<2:0		DMA0I		0000
1130	IPC10	31:16	—	—	—		MA7IP<2:0>(DMA7IS-		_	_	_		IA6IP<2:0>			S<1:0> ⁽²⁾	0000
		15:0	_	_	_	D	DMA5IP<2:0> ⁽²⁾			<1:0> (2)	—	—	_		IA4IP<2:0>		-	S<1:0> ⁽²⁾	0000
1140	IPC11	31:16		—	_					_	—	—	—	-	AN1IP<2:0		CAN1I		0000
		15:0	—	—	—		USBIP<2:0>			<1:0>	—	—	_	F	CEIP<2:0>	•	FCEIS		0000
1150	IPC12	31:16	_	—	—		U5IP<2:0>		U5IS<		—	—	—	I	J6IP<2:0>		U6IS	<1:0>	0000
		15:0	—	—	—		U4IP<2:0>		U4IS<	:1:0>	—	—	—	—	—	—	—	—	0000

x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET Note 1: and INV Registers" for more information.

These bits are not available on PIC32MX534/564/664/764 devices. 2:

This register does not have associated CLR, SET, and INV registers. 3:

		P	1C32M	X695F5′	12H DEV	VICES													
SSS										В	its								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	INTCON	31:16		—	—	—	—	-	—	—	—	_	—	—	_	_	_	SS0	0000
1000	INTCOM	15:0	—	—	—	MVEC	—		TPC<2:0>		—	—	—	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT ⁽³⁾	31:16	_	_	_	_	_	_	—	_	-	_	_	—	—	—	—	—	0000
		15:0		—	—	—	—		SRIPL<2:0>		—	—			VEC	<5:0>			0000
1020	IPTMR	31:16 15:0								IPTMF	8<31:0>								0000
1030	IFS0	31:16	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF SPI3TXIF I2C3MIF	U1RXIF SPI3RXIF I2C3SIF	U1EIF SPI3EIF I2C3BIF	_	—	_	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	ETHIF	—	—	USBIF	FCEIF	DMA7IF ⁽²⁾		DMA5IF ⁽²⁾	DMA4IF ⁽²⁾	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
1040	IFS1	15:0	RTCCIF	FSCMIF	_	_	—	U2TXIF SPI4TXIF I2C5MIF	U2RXIF SPI4RXIF I2C5SIF	U2EIF SPI4EIF I2C5BIF	U3TXIF SPI2TXIF I2C4MIF	U3RXIF SPI2RXIF I2C4SIF	U3EIF SPI2EIF I2C4BIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
		31:16	_	_			_	-	-	-	-	-	-	_	_	_	_		0000
1050	IFS2	15:0		_	_	_	U5TXIF	U5RXIF	U5EIF	U6TXIF	U6RXIF	U6EIF	U4TXIF	U4RXIF	U4EIF	PMPEIF	IC5EIF	IC4EIF	0000
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE SPI3TXIE I2C3MIE	U1RXIE SPI3RXIE I2C3SIE	U1EIE SPI3EIE I2C3BIE	_	_	_	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	ETHIE	_		USBIE	FCEIE	DMA7IE ⁽²⁾	DMA6IE ⁽²⁾	DMA5IE ⁽²⁾	DMA4IE ⁽²⁾	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
1070	IEC1	15:0	RTCCIE	FSCMIE	_	_		U2TXIE SPI4TXIE I2C5MIE	U2RXIE SPI4RXIE I2C5SIE	U2EIE SPI4EIE I2C5BIE	U3TXIE SPI2TXIE I2C4MIE	U3RXIE SPI2RXIE I2C4SIE	U3EIE SPI2EIE I2C4BIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
1000	15.00	31:16	—	—	—	—	_		_	—	—	-	—	_		-	—		0000
1080	IEC2	15:0		_	_	_	U5TXIE	U5RXIE	U5EIE	U6TXIE	U6RXIE	U6EIE	U4TXIE	U4RXIE	U4EIE	PMPEIE	IC5EIE	IC4EIE	0000
1090	IPC0	31:16	_	—	—		INT0IP<2:0>		INTOIS		—	-	—		CS1IP<2:0>		CS1IS		0000
		15:0	—	—	—		CS0IP<2:0>		CSOIS		—	—	—		CTIP<2:0>		CTIS		0000
10A0	IPC1	31:16 15:0	_				INT1IP<2:0> IC1IP<2:0>		INT1IS IC1IS		-	_	—		OC1IP<2:0> T1IP<2:0>		OC1IS T1IS		0000
		31:16			_		ICTIP<2:0> INT2IP<2:0>		INT2IS						OC2IP<2:0>		OC2IS		0000
10B0	IPC2	15:0		_	_		IC2IP<2:0>		IC2IS		_		_		T2IP<2:0>		T2IS		0000
		31:16			_		INT3IP<2:0>		INT3IS						OC3IP<2:0>		OC3IS		0000
10C0	IPC3	15:0	_	_	_		IC3IP<2:0>		IC3IS		_	_	_		T3IP<2:0>		T3IS		0000
Legen									wn in hexad					((·

TABLE 7-3: INTERRUPT REGISTER MAP FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H AND DIC22MV605E512U DEVICES

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC respectively. See Section 12.1.1 "CLR, SET and INV Note 1: Registers" for more information.

These bits are not available on PIC32MX664 devices. 2:

This register does not have associated CLR, SET, and INV registers. 3:

DS60001156J-page 79

TABLE 7-3: INTERRUPT REGISTER MAP FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H AND PIC32MX695F512H DEVICES (CONTINUED)

ess		Image: Constraint of the second sec																6	
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
		31:16	_	_	_		INT4IP<2:0>	>	INT4IS	S<1:0>	_	_	_		OC4IP<2:0:	>	OC4IS	S<1:0>	0000
10D0	IPC4	15:0	_	_	_		IC4IP<2:0>		IC4IS	<1:0>	_	_	—		T4IP<2:0>		T4IS	<1:0>	0000
10E0	IPC5	31:16	-	—	—	_	—	_	_	-	—		—		OC5IP<2:0:	>	OC5IS	6<1:0>	0000
IUEU	IPC5	15:0		-	—		IC5IP<2:0>		IC5IS	<1:0>	-	-	—		T5IP<2:0>		T5IS	<1:0>	0000
		31:16		_	_		AD1IP<2:0>	•	AD1IS	S<1:0>	—		—		CNIP<2:0>		CNIS	<1:0>	0000
10F0	IPC6														U1IP<2:0>		U1IS	<1:0>	
TOPU	IFCO	15:0	_	—	—		I2C1IP<2:0>	•	12C118	S<1:0>	—	—	—		SPI3IP<2:0:	>	SPI3IS	S<1:0>	0000
															I2C3IP<2:0:	>	12C313	S<1:0>	
							U3IP<2:0>		U3IS	<1:0>									
1100	IPC7	31:16	_	—	-		SPI2IP<2:0>	>	SPI2IS	S<1:0>	—	—	-		CMP2IP<2:0	>	CMP2I	S<1:0>	0000
1100	11 07						I2C4IP<2:0>	•	12C415	S<1:0>									
		15:0	_			(CMP1IP<2:0	>	CMP1I	S<1:0>			-		PMPIP<2:0:	>	PMPIS	S<1:0>	0000
		31:16	—	—	—	I	RTCCIP<2:0	>	RTCCI	S<1:0>	—	_	—		FSCMIP<2:0	>	FSCM	S<1:0>	0000
1110	IPC8														U2IP<2:0>		U2IS	<1:0>	
	11 00	15:0	—	—	-	—	—	—	—	—	—	—	-		SPI4IP<2:0:	>	SPI4IS	S<1:0>	0000
															I2C5IP<2:0:	>	12C515	S<1:0>	
1120	IPC9	31:16	—	—	—	[DMA3IP<2:0	>	DMA3I		—	_	—		DMA2IP<2:0	>	DMA2I	S<1:0>	0000
1120		15:0	—	—	—		DMA1IP<2:0		DMA1I		—	_	—		DMA0IP<2:0			S<1:0>	0000
1130	IPC10	31:16	_	—	_		MA7IP<2:0>			<1:0> (2)	—	_	—		MA6IP<2:0>			S<1:0> ⁽²⁾	0000
1100	11 0 10	15:0	—	—	—	D	MA5IP<2:0>	(2)	DMA5IS	<1:0> (2)	—	_	—	D	MA4IP<2:0>	.(2)	DMA4IS	S<1:0> (2)	0000
1140	IPC11	31:16	-	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
	911	15:0	_	—			USBIP<2:0>	•	USBIS		—	_	—		FCEIP<2:0>	`		S<1:0>	0000
1150	IPC12	31:16	_	—	—		U5IP<2:0>		U5IS		—	—	—		U6IP<2:0>		U6IS	<1:0>	0000
		15:0	—	—	-		U4IP<2:0>		U4IS	<1:0>	—	_	—		ETHIP<2:0>	>	ETHIS	S<1:0>	0000

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC respectively. See Section 12.1.1 "CLR, SET and INV Note 1: Registers" for more information. These bits are not available on PIC32MX664 devices. This register does not have associated CLR, SET, and INV registers.

2:

3:

		P	IC32M>	(795F51	2H DE	/ICES													
sse										В	lits								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	INTCON	31:16	_	_	_	—	—	—	_	_	—	—		_		_	_	SS0	0000
1000	INTCOM	15:0	—	_	—	MVEC	—		TPC<2:0>		-	-	-	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT ⁽³⁾	31:16	_	—	—	_	_	—	—		-	_	—	—	—	—	—	—	0000
1010		15:0	—	—	—	_	—		SRIPL<2:0>		—	—			VEC	<5:0>			0000
1020	IPTMR	31:16 15:0								IPTMF	R<31:0>								0000
1030	IFS0	31:16	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF SPI3TXIF I2C3MIF	U1RXIF SPI3RXIF I2C3SIF	U1EIF SPI3EIF I2C3BIF	_	_	_	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INTOIF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	ETHIF	CAN2IF ⁽²⁾	CAN1IF	USBIF	FCEIF	DMA7IF ⁽²⁾	DMA6IF ⁽²⁾	DMA5IF ⁽²⁾	DMA4IF ⁽²⁾	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
1040	IFS1	15:0	RTCCIF	FSCMIF	_	_	_	U2TXIF SPI4TXIF	U2RXIF SPI4RXIF	U2EIF SPI4EIF	U3TXIF SPI2TXIF	U3RXIF SPI2RXIF	U3EIF SPI2EIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
		31:16	_			_		I2C5MIF	I2C5SIF	I2C5BIF	I2C4MIF	I2C4SIF	I2C4BIF	_		_	_	_	0000
1050	IFS2	15:0		_			U5TXIF	U5RXIF	U5EIF	U6TXIF	U6RXIF	U6EIF	U4TXIF	U4RXIF	U4EIF	PMPEIF	IC5EIF	IC4EIF	0000
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE SPI3TXIE I2C3MIE	U1RXIE SPI3RXIE I2C3SIE	U1EIE SPI3EIE I2C3BIE	_	-	-	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	ETHIE	CAN2IE ⁽²⁾	CAN1IE	USBIE	FCEIE	DMA7IE ⁽²⁾	DMA6IE ⁽²⁾	DMA5IE ⁽²⁾	DMA4IE ⁽²⁾	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
1070	IEC1	15:0	RTCCIE	FSCMIE	_	-	_	U2TXIE SPI4TXIE I2C5MIE	U2RXIE SPI4RXIE I2C5SIE	U2EIE SPI4EIE I2C5BIE	U3TXIE SPI2TXIE I2C4MIE	U3RXIE SPI2RXIE I2C4SIE	U3EIE SPI2EIE I2C4BIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
1080	IEC2	31:16	_	_	_	-	_	_	_	_	_	-	-	_	_	-	_	_	0000
1060	IEC2	15:0	—	_	_	—	U5TXIE	U5RXIE	U5EIE	U6TXIE	U6RXIE	U6EIE	U4TXIE	U4RXIE	U4EIE	PMPEIE	IC5EIE	IC4EIE	0000
1090	IPC0	31:16	—	—	—		INT0IP<2:0>		INTOIS	S<1:0>	—	—	—		CS1IP<2:0>	,		S<1:0>	0000
1000		15:0	_	_	_		CS0IP<2:0>			S<1:0>	_	-	_		CTIP<2:0>			<1:0>	0000
10A0	IPC1	31:16	—	-	—	ļ	INT1IP<2:0>	•		S<1:0>	-	-	_		OC1IP<2:0:	>		S<1:0>	0000
		15:0	_	_	_		IC1IP<2:0>			<1:0>	_	_	_		T1IP<2:0>		_	<1:0>	0000
10B0	IPC2	31:16	_	_	_		INT2IP<2:0>	•		S<1:0>	_				OC2IP<2:0:	`		S<1:0>	0000
		15:0	_	_	_	<u> </u>	IC2IP<2:0>		IC2IS		—				T2IP<2:0>		-	<1:0>	0000
10C0	IPC3	31:16 15:0	_	_			INT3IP<2:0> IC3IP<2:0>	•		S<1:0> <1:0>					OC3IP<2:0: T3IP<2:0>	>		S<1:0> <1:0>	0000
Legend	1: x=1			Reset: — = u	nimplement	ed, read as '		ues are sho	wn in hexade						1011 \2.02		1010	<1.0Z	0000

TABLE 7-4: INTERRUPT REGISTER MAP FOR PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H AND

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Note 1: Registers" for more information. This bit is unimplemented on PIC32MX764F128H device. This register does not have associated CLR, SET, and INV registers.

2:

3:

PIC32MX5XX/6XX/7XX

TABLE 7-4: INTERRUPT REGISTER MAP FOR PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES (CONTINUED)

ess										B	ts								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
10D0	IPC4	31:16	_	-	—		INT4IP<2:0>		INT4IS	S<1:0>	_	-	—		OC4IP<2:0>		OC4IS	6<1:0>	0000
1000	IPC4	15:0	_	_	_		IC4IP<2:0>		IC4IS	<1:0>		_	_		T4IP<2:0>		T4IS	<1:0>	0000
1050	IPC5	31:16	_	_	—	_	_	_	—	_	—	_	—		OC5IP<2:0>		OC5IS	S<1:0>	0000
10E0	IPC5	15:0	_		_		IC5IP<2:0>		IC5IS	<1:0>	_		—		T5IP<2:0>		T5IS	<1:0>	0000
		31:16	_	_	_		AD1IP<2:0>		AD1IS	6<1:0>		_	_		CNIP<2:0>		CNIS	<1:0>	0000
10F0	IPC6														U1IP<2:0>		U1IS	<1:0>	
IUFU	IFC0	15:0	—	—	—		I2C1IP<2:0>		12C115	S<1:0>	_	—	—		SPI3IP<2:0>		SPI3IS	S<1:0>	0000
															I2C3IP<2:0>		12C318	S<1:0>	
							U3IP<2:0>		U3IS	<1:0>									
1100	IPC7	31:16	—	—	—		SPI2IP<2:0>		SPI2IS	S<1:0>	—	—	—	(CMP2IP<2:0	>	CMP2I	S<1:0>	0000
1100	11 07						I2C4IP<2:0>		12C415	S<1:0>									
		15:0	—	_		(CMP1IP<2:0	>	CMP1I	S<1:0>	—	_	—		PMPIP<2:0>		PMPIS	S<1:0>	0000
		31:16	—	_		F	RTCCIP<2:0	>	RTCCI	S<1:0>	-	_	—	F	SCMIP<2:0	>	FSCMI	S<1:0>	0000
1110	IPC8														U2IP<2:0>		U2IS	<1:0>	
1110	11 00	15:0	-	—	_	—	—	—	_	-	—	—	—		SPI4IP<2:0>		SPI4IS	S<1:0>	0000
															I2C5IP<2:0>		12C518	S<1:0>	
1120	IPC9	31:16	—	_	—	[DMA3IP<2:0:	>	DMA3I	S<1:0>	—	_	—	[DMA2IP<2:0	>	DMA2I	S<1:0>	0000
1120	IFC9	15:0	_		-		DMA1IP<2:0:		DMA1I	S<1:0>	-		_		DMA0IP<2:0		DMA0I	S<1:0>	0000
1130	IPC10	31:16	_		_	DI	MA7IP<2:0>	(2)	DMA7IS	S<1:0> ⁽²⁾	-		_	D	MA6IP<2:0>	(2)	DMA6IS	i<1:0> ⁽²⁾	0000
1130	IFCIU	15:0		-	—	DI	MA5IP<2:0>	(2)	DMA5IS	S<1:0> ⁽²⁾		-	_	D	MA4IP<2:0>	(2)	DMA4IS	i<1:0> ⁽²⁾	0000
1140	IPC11	31:16	_	_	—	C	AN2IP<2:0>	(2)	CAN2IS	5<1:0> ⁽²⁾	—	_	—	(CAN1IP<2:0:	>	CAN1I	S<1:0>	0000
1140	IFUTI	15:0	_	-	_		USBIP<2:0>		USBIS	6<1:0>	_		—		FCEIP<2:0>		FCEIS	S<1:0>	0000
1150	IPC12	31:16	_	_	_		U5IP<2:0>		U5IS-	<1:0>	_	_	_		U6IP<2:0>		U6IS	<1:0>	0000
1150	16012	15:0	—	_	_		U4IP<2:0>		U4IS	<1:0>	_	_	—		ETHIP<2:0>		ETHIS	S<1:0>	0000

Legend: x = unknown value on Reset; ---- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Note 1: Registers" for more information. This bit is unimplemented on PIC32MX764F128H device. This register does not have associated CLR, SET, and INV registers. 2:

3:

		PI	PIC32MX575F256L DEVICES																
SS										В	its								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	INTCON	31:16	_	_	_	_	_	ļ		_	_	_	_	_		_		SS0	0000
1000	INTCOM	15:0	—	_	—	MVEC	_		TPC<2:0>		_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT ⁽³⁾	31:16	_		—	_	_	—	—	—			—	_	—	—	_	—	0000
	-	15:0		—	—	—	—		SRIPL<2:0>	•	—	—			VEC	<5:0>			0000
1020	IPTMR	31:16 15:0								IPTMR	<31:0>								0000
1030	IFS0	31:16	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF SPI3TXIF I2C3MIF	U1RXIF SPI3RXIF I2C3SIF	U1EIF SPI3EIF I2C3BIF	SPI1TXIF	SPI1RXIF	SPI1EIF	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	—	_	CAN1IF	USBIF	FCEIF	DMA7IF ⁽²⁾	DMA6IF ⁽²⁾	DMA5IF ⁽²⁾	DMA4IF ⁽²⁾	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
1040	IFS1	15:0	RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	U2TXIF SPI4TXIF I2C5MIF	U2RXIF SPI4RXIF I2C5SIF	U2EIF SPI4EIF I2C5BIF	U3TXIF SPI2TXIF I2C4MIF	U3RXIF SPI2RXIF I2C4SIF	U3EIF SPI2EIF I2C4BIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
		31:16	_	_		_	_	_	_	_	_	_	_		_		_	_	0000
1050	IFS2	15:0	_	_	_	_	U5TXIF	U5RXIF	U5EIF	U6TXIF	U6RXIF	U6EIF	U4TXIF	U4RXIF	U4EIF	PMPEIF	IC5EIF	IC4EIF	0000
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE SPI3TXIE I2C3MIE	U1RXIE SPI3RXIE I2C3SIE	U1EIE SPI3EIE I2C3BIE	SPI1TXIE	SPI1RXIE	SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	—	—	CAN1IE	USBIE	FCEIE	DMA7IE ⁽²⁾	DMA6IE ⁽²⁾	DMA5IE ⁽²⁾	DMA4IE ⁽²⁾	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
1070	IEC1	15:0	RTCCIE	FSCMIE	I2C2MIE	I2C2SIE	I2C2BIE	U2TXIE SPI4TXIE I2C5MIE	U2RXIE SPI4RXIE I2C5SIE	U2EIE SPI4EIE I2C5BIE	U3TXIE SPI2TXIE I2C4MIE	U3RXIE SPI2RXIE I2C4SIE	U3EIE SPI2EIE I2C4BIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
4000	IEC2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
1080	IEC2	15:0	_	_	_	_	U5TXIE	U5RXIE	U5EIE	U6TXIE	U6RXIE	U6EIE	U4TXIE	U4RXIE	U4EIE	PMPEIE	IC5EIE	IC4EIE	0000
1090	IPC0	31:16	_	—	—		INT0IP<2:0>		INTOIS	S<1:0>	—	—	—		CS1IP<2:0>		CS1IS	S<1:0>	0000
1030	11 00	15:0	—	—	—		CS0IP<2:0>		CSOIS	S<1:0>	—	—	—		CTIP<2:0>		CTIS	<1:0>	0000
1	IPC1	31:16	—	—	—		INT1IP<2:0>			S<1:0>	—	—	—		OC1IP<2:0>			S<1:0>	0000
10A0		15:0			—		IC1IP<2:0>		IC1IS	<1:0>	—	—	—		T1IP<2:0>		T1IS	-	0000
10A0																			0000
10A0 10B0	IPC2	31:16	_	_	—		INT2IP<2:0>		INT2IS		_	_	_		OC2IP<2:0>	•		S<1:0>	0000
		31:16 15:0	_	_			IC2IP<2:0>		IC2IS	<1:0>	_	_	_		T2IP<2:0>		T2IS	<1:0>	0000
		31:16							IC2IS INT3IS								T2IS	<1:0> S<1:0>	

INTERRUPT REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L PIC32MX575F512L AND PIC32MX575F256L DEVICES **TABLE 7-5:**

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV 1: Note Registers" for more information.

PIC32MX5XX/6XX/7XX

These bits are not available on PIC32MX534/564 devices. 2:

This register does not have associated CLR, SET, and INV registers. 3:

TABLE 7-5: INTERRUPT REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L PIC32MX575F512L AND PIC32MX575F256L DEVICES (CONTINUED)

ess		â								В	its								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
10D0	IPC4	31:16	_	-	—		INT4IP<2:0>		INT4IS	S<1:0>	—				OC4IP<2:0>		OC4I	S<1:0>	0000
TODO	IF 04	15:0	_	—	—		IC4IP<2:0>		IC4IS	<1:0>	_	—	—		T4IP<2:0>		T4IS	<1:0>	0000
1050	IPC5	31:16		-	—		SPI1IP<2:0>		SPI1IS	6<1:0>	—	—	-		OC5IP<2:0>		OC5	S<1:0>	0000
10E0	IPC5	15:0	—	_	_		IC5IP<2:0>		IC5IS	<1:0>	—	_	_		T5IP<2:0>		T5IS	<1:0>	0000
		31:16	—	_	_		AD1IP<2:0>		AD1IS	6<1:0>	—	_	_		CNIP<2:0>		CNIS	S<1:0>	0000
10F0	IPC6														U1IP<2:0>		U1IS	<1:0>	
IUFU	IFC0	15:0	—	—	—					S<1:0>		—	—		SPI3IP<2:0>	•	SPI3I	S<1:0>	0000
															I2C3IP<2:0>	•	12C31	S<1:0>	
							U3IP<2:0>			<1:0>									
1100	IPC7	31:16	_	—	—		SPI2IP<2:0>	•	SPI2IS	S<1:0>	—	—	—		CMP2IP<2:0	>	CMP2	IS<1:0>	0000
1100	11 07						I2C4IP<2:0>	•	12C415	S<1:0>									
		15:0	—	—	—	0	CMP1IP<2:0	>	CMP1I	S<1:0>	—	—	—		PMPIP<2:0>		PMPI	S<1:0>	0000
		31:16	_	_	—	F	RTCCIP<2:0	>	RTCCI	S<1:0>	_	—	—		FSCMIP<2:0	>	FSCM	IS<1:0>	0000
1110	IPC8														U2IP<2:0>		U2IS	<1:0>	
1110	IFCO	15:0	—	—	—		I2C2IP<2:0>		12C215	S<1:0>	—	—	-		SPI4IP<2:0>	•	SPI4I	S<1:0>	0000
															I2C5IP<2:0>	•	I2C5I	S<1:0>	
1120	IPC9	31:16	-		_	0	DMA3IP<2:0	>	DMA3I	S<1:0>		_	_		DMA2IP<2:0	>	DMA2	IS<1:0>	0000
1120	IF C9	15:0	-		_		DMA1IP<2:0		DMA1I	S<1:0>	_	_	_		DMA0IP<2:0	>	DMA0	IS<1:0>	0000
1130	IPC10	31:16		-	_	DI	MA7IP<2:0>	(2)	DMA7IS	i<1:0> ⁽²⁾	_	_	_	D	MA6IP<2:0>	(2)	DMA6IS	S<1:0> ⁽²⁾	0000
1130	IPCIU	15:0		_	-	DI	DMA7IP<2:0> ⁽²⁾ DMA5IP<2:0> ⁽²⁾			i<1:0> ⁽²⁾	_	-	-	D	MA4IP<2:0>	(2)	DMA4IS	S<1:0> ⁽²⁾	0000
1140	IPC11	31:16	—	-	—	—	DMA5IP<2:0>(2)			_	—	_	_		CAN1IP<2:0	>	CAN1	IS<1:0>	0000
1140	IFCTI	15:0	_		_		— — — — USBIP<2:0>			S<1:0>	_	_	—		FCEIP<2:0>		FCE	S<1:0>	0000
1150	IPC12	31:16	Ι	_	-		U5IP<2:0>		U5IS-	<1:0>	_	_	—		U6IP<2:0>		U6IS	<1:0>	0000
1150	IPC12	15:0	_	-	_		U4IP<2:0>		U4IS-	<1:0>	_	_	_	_	_	_	_	_	0000

DS60001156J-page 84

Legend: x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Note 1: Registers" for more information.

2: These bits are not available on PIC32MX534/564 devices.

This register does not have associated CLR, SET, and INV registers. 3:

		_ P	IC32M)	(695F51	2L DE	/ICES													
SS										в	its								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	INTCON	31:16	—	_	—	—	_	—	_	—	_	_	_	_	—	—	—	SS0	0000
1000	INTOON	15:0	—	_	—	MVEC	—		TPC<2:0>		—	—	—	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT ⁽³⁾	31:16	_		—	—	_	—	—	—		—	_	_	—	_	—		0000
		15:0	_	_	—	—	—		SRIPL<2:0>		_	—			VEC	<5:0>			0000
1020	IPTMR	31:16 15:0								IPTMR	<31:0>								0000
1030	IFS0	31:16	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF SPI3TXIF I2C3MIF	U1RXIF SPI3RXIF I2C3SIF	U1EIF SPI3EIF I2C3BIF	SPI1TXIF	SPI1RXIF	SPI1EIF	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	ETHIF	—	—	USBIF	FCEIF	DMA7IF ⁽²⁾	DMA6IF ⁽²⁾	DMA5IF ⁽²⁾	DMA4IF ⁽²⁾	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
1040	IFS1	15:0	RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	U2TXIF SPI4TXIF	U2RXIF SPI4RXIF	U2EIF SPI4EIF	U3TXIF SPI2TXIF	U3RXIF SPI2RXIF	U3EIF SPI2EIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
								I2C5MIF	I2C5SIF	I2C5BIF	I2C4MIF	I2C4SIF	I2C4BIF						
1050	IFS2	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	0000
1000	11 02	15:0	_		—	_	U5TXIF	U5RXIF	U5EIF	U6TXIF	U6RXIF	U6EIF	U4TXIF	U4RXIF	U4EIF	PMPEIF	IC5EIF	IC4EIF	0000
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE SPI3TXIE I2C3MIE	U1RXIE SPI3RXIE I2C3SIE	U1EIE SPI3EIE I2C3BIE	SPI1TXIE	SPI1RXIE	SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	ETHIE	_	_	USBIE	FCEIE	DMA7IE ⁽²⁾	DMA6IE ⁽²⁾	DMA5IE ⁽²⁾	DMA4IE ⁽²⁾	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
1070	IEC1	15:0	RTCCIE	FSCMIE	I2C2MIE	I2C2SIE	I2C2BIE	U2TXIE SPI4TXIE	U2RXIE SPI4RXIE	U2EIE SPI4EIE	U3TXIE SPI2TXIE	U3RXIE SPI2RXIE	U3EIE SPI2EIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
								I2C5MIE	I2C5SIE	I2C5BIE	I2C4MIE	I2C4SIE	I2C4BIE						
1080	IEC2	31:16	_	_	_	_		-	-	-	-	-	-	-	-		-	-	0000
		15:0 31:16	_			—	U5TXIE INT0IP<2:0>	U5RXIE	U5EIE INTOIS	U6TXIE	U6RXIE	U6EIE	U4TXIE	U4RXIE	U4EIE CS1IP<2:0>	PMPEIE	IC5EIE CS1IS	IC4EIE	0000
1090	IPC0	15:0	_	_	_		CS0IP<2:0>			S<1:0>		_	_		CTIP<2:0>		CTIS		0000
		31:16	_	_	_		INT1IP<2:0>			S<1:0>	_	_	_		OC1IP<2:0>		OC1IS		0000
10A0	IPC1	15:0	_		_		IC1IP<2:0>			<1:0>	_	_	_		T1IP<2:0>		T1IS-		0000
1000	1000	31:16	_	_	_		INT2IP<2:0>			S<1:0>	_	_	_		OC2IP<2:0>		OC2IS		0000
10B0	IPC2	15:0	_	_	_		IC2IP<2:0>		IC2IS	<1:0>	_	_	_		T2IP<2:0>		T2IS-	<1:0>	0000
10C0	IPC3	31:16			_		INT3IP<2:0>		INT3IS	S<1:0>	-	_			OC3IP<2:0>	•	OC3IS	6<1:0>	0000
1000	IF US	15:0	_	_	_		IC3IP<2:0>		IC3IS	<1:0>	_	—	_		T3IP<2:0>		T3IS-	<1:0>	0000
Legen	d: x =	unknow	n value on F	Reset; — = u	inimplement	ed, read as '	0'. Reset va	lues are sho	wn in hexad	ecimal.									

TABLE 7-6: INTERRUPT REGISTER MAP FOR PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L AND

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Note 1: Registers" for more information.

These bits are not available on PIC32MX664 devices. 2:

This register does note have associated CLR, SET, and INV registers. 3:

TABLE 7-6: INTERRUPT REGISTER MAP FOR PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L AND PIC32MX695F512L DEVICES (CONTINUED)

ess										Bi	its								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
10D0	IPC4	31:16	_	—	-		INT4IP<2:0>		INT4IS	S<1:0>	_	—	-		OC4IP<2:0>		OC4IS	6<1:0>	0000
1000	IPC4	15:0	_	_	_		IC4IP<2:0>		IC4IS	<1:0>	_	_	_		T4IP<2:0>		T4IS-	<1:0>	0000
4050	IPC5	31:16	—	_	_		SPI1IP<2:0>		SPI1IS	6<1:0>	_	_	_		OC5IP<2:0>		OC5IS	S<1:0>	0000
10E0	IPC5	15:0	_	_	_		IC5IP<2:0>		IC5IS	<1:0>	-		_		T5IP<2:0>		T5IS-	<1:0>	0000
		31:16	_	_	_		AD1IP<2:0>		AD1IS	S<1:0>	_	_	_		CNIP<2:0>		CNIS	<1:0>	0000
10F0	IPC6														U1IP<2:0>		U1IS-	<1:0>	
IUFU	IFCO	15:0	—	—	—		I2C1IP<2:0>		12C115	S<1:0>	—	—	—		SPI3IP<2:0>	•	SPI3IS	S<1:0>	0000
															I2C3IP<2:0>		12C315	S<1:0>	
							U3IP<2:0>		U3IS	<1:0>									
1100	IPC7	31:16	—	—	—		SPI2IP<2:0>		SPI2IS	S<1:0>	—	—	—	(CMP2IP<2:0	>	CMP2I	S<1:0>	0000
1100	11 07						I2C4IP<2:0>		12C415	S<1:0>									
		15:0	_			(CMP1IP<2:0	>	CMP1I	S<1:0>	_	_			PMPIP<2:0>		PMPIS	S<1:0>	0000
		31:16	_			F	RTCCIP<2:0	>	RTCCI	S<1:0>	_	_		I	FSCMIP<2:0	>	FSCMI	S<1:0>	0000
1110	IPC8														U2IP<2:0>		U2IS-	<1:0>	
1110	11 00	15:0	—	—	—		I2C2IP<2:0>		12C215	6<1:0>	—	—	—		SPI4IP<2:0>		SPI4IS	S<1:0>	0000
															I2C5IP<2:0>		12C515	S<1:0>	
1120	IPC9	31:16	_	_			DMA3IP<2:0		DMA3I	S<1:0>	_				DMA2IP<2:0		DMA2I	S<1:0>	0000
1120	11 03	15:0	_	_			DMA1IP<2:0		DMA1I		_				DMA0IP<2:0		DMA0I	S<1:0>	0000
1130	IPC10	31:16	—	—	—	DI	MA7IP<2:0>	(2)	DMA7IS	i<1:0> ⁽²⁾	—	_	—	D	MA6IP<2:0>	(2)	DMA6IS	<1:0> ⁽²⁾	0000
1130	11 010	15:0	—	—	—	DI	MA5IP<2:0>	(2)	DMA5IS	i<1:0> ⁽²⁾	_	_	—	D	MA4IP<2:0>	(2)	DMA4IS	<1:0> ⁽²⁾	0000
1140	IPC11	31:16	—	-	_	_	_		_				_	_	—		—		0000
1140	IFCII	15:0	—	—	—		USBIP<2:0>		USBIS	S<1:0>	_	_	—		FCEIP<2:0>		FCEIS	<1:0>	0000
1150	IPC12	31:16	_	_	-		U5IP<2:0>		U5IS-	<1:0>	_		-		U6IP<2:0>		U6IS-	<1:0>	0000
1150	IFUIZ	15:0	_	-	-		U4IP<2:0>		U4IS-	<1:0>					ETHIP<2:0>		ETHIS	i<1:0>	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: These bits are not available on PIC32MX664 devices.

3: This register does note have associated CLR, SET, and INV registers.

		P	IC32M)	K795F5 1	12L DE\	/ICES													
sse										В	its								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	INTCON	31:16	_	—	—	—	—	_	_	—	—	_	—	_	_	_	—	SS0	0000
1000	INTCON	15:0		-	—	MVEC			TPC<2:0>		_	_	-	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT ⁽³⁾	31:16	—		—	—	_	_	—	—	_	—	_	—	—	—	—	_	0000
1010		15:0		—	—	—	—		SRIPL<2:0>		—	—			VEC	<5:0>			0000
1020	IPTMR	31:16 15:0								IPTMR	<31:0>								0000
1030	IFS0	31:16	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF SPI3TXIF I2C3MIF	U1RXIF SPI3RXIF I2C3SIF	U1EIF SPI3EIF I2C3BIF	SPI1TXIF	SPI1RXIF	SPI1EIF	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	ETHIF	CAN2IF ⁽²⁾	CAN1IF	USBIF	FCEIF	DMA7IF ⁽²⁾	DMA6IF ⁽²⁾	DMA5IF ⁽²⁾	DMA4IF ⁽²⁾	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
1040	IFS1	15:0	RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	U2TXIF SPI4TXIF I2C5MIF	U2RXIF SPI4RXIF I2C5SIF	U2EIF SPI4EIF I2C5BIF	U3TXIF SPI2TXIF I2C4MIF	U3RXIF SPI2RXIF I2C4SIF	U3EIF SPI2EIF I2C4BIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
		31:16					_	12051011	120551F	12C5BIF	12C4IVIIF	120431F		_	_	_		_	0000
1050	IFS2	15:0	_	_	_	_	U5TXIF	U5RXIF	U5EIF	U6TXIF	U6RXIF	U6EIF	U4TXIF	U4RXIF	U4EIF	PMPEIF	IC5EIF	IC4EIF	0000
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE SPI3TXIE I2C3MIE	U1RXIE SPI3RXIE I2C3SIE	U1EIE SPI3EIE I2C3BIE	SPI1TXIE	SPI1RXIE	SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	ETHIE	CAN2IE ⁽²⁾	CAN1IE	USBIE	FCEIE	DMA7IE ⁽²⁾	DMA6IE ⁽²⁾	DMA5IE ⁽²⁾	DMA4IE ⁽²⁾	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
1070	IEC1	15:0	RTCCIE	FSCMIE	I2C2MIE	I2C2SIE	I2C2BIE	U2TXIE SPI4TXIE I2C5MIE	U2RXIE SPI4RXIE I2C5SIE	U2EIE SPI4EIE I2C5BIE	U3TXIE SPI2TXIE I2C4MIE	U3RXIE SPI2RXIE I2C4SIE	U3EIE SPI2EIE I2C4BIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	-	_	_	_	0000
1080	IEC2	15:0	_	_	_	_	U5TXIE	U5RXIE	U5EIE	U6TXIE	U6RXIE	U6EIE	U4TXIE	U4RXIE	U4EIE	PMPEIE	IC5EIE	IC4EIE	0000
4000	IDCO	31:16	_	—	—		INT0IP<2:0>		INTOIS	S<1:0>	—	_	—		CS1IP<2:0>		CS1IS	6<1:0>	0000
1090	IPC0	15:0		_	—		CS0IP<2:0>		CSOIS	S<1:0>			_		CTIP<2:0>		CTIS	<1:0>	0000
10A0	IPC1	31:16		—	—		INT1IP<2:0>		INT1IS	S<1:0>	—	_	—		OC1IP<2:0>	,	OC1IS	S<1:0>	0000
IUAU	IFUI	15:0	_	—	—		IC1IP<2:0>		IC1IS	<1:0>	—	_	—		T1IP<2:0>		T1IS	<1:0>	0000
10B0	IPC2	31:16	_	—	—		INT2IP<2:0>	•		S<1:0>	_	—	—	(OC2IP<2:0>	,	OC2IS		0000
1000	11 02	15:0		—	—		IC2IP<2:0>		IC2IS	-	—	—	—		T2IP<2:0>		T2IS	-	0000
10C0	IPC3	31:16	—	—	-		INT3IP<2:0>			S<1:0>	—	—	—		OC3IP<2:0>	•		6<1:0>	0000
		15:0	_	—	_	1	IC3IP<2:0>		IC3IS	<1:0>		—	_		T3IP<2:0>		T3IS	<1:0>	0000

TABLE 7-7: INTERRUPT REGISTER MAP FOR PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Note 1: Registers" for more information.

PIC32MX5XX/6XX/7XX

This bit is unimplemented on PIC32MX764F128L device. 2:

This register does not have associated CLR, SET, and INV registers. 3:

TABLE 7-7:INTERRUPT REGISTER MAP FOR PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND
PIC32MX795F512L DEVICES (CONTINUED)

ess										В	its								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
10D0	IPC4	31:16	—	—	—		INT4IP<2:0>	>	INT4IS	S<1:0>	—	—	—		OC4IP<2:0>	`	OC4IS	S<1:0>	0000
1000	IPC4	15:0	_	-	—		IC4IP<2:0>		IC4IS	<1:0>	_	_	_		T4IP<2:0>		T4IS-	<1:0>	0000
10E0	IPC5	31:16	_		—		SPI1IP<2:0>	`	SPI1IS	S<1:0>	_	—	_		OC5IP<2:0>	`	OC5IS	S<1:0>	0000
IUEU	IPC5	15:0	—	_	_		IC5IP<2:0>		IC5IS	<1:0>	_	—	_		T5IP<2:0>		T5IS-	<1:0>	0000
		31:16	—	_	_		AD1IP<2:0>		AD1IS	S<1:0>	_	—	_		CNIP<2:0>		CNIS	<1:0>	0000
10F0	IPC6														U1IP<2:0>		U1IS	<1:0>	
IUFU	IFCO	15:0	—	—	—		I2C1IP<2:0>	•	I2C118	S<1:0>	—	—	—		SPI3IP<2:0>	>	SPI3IS	S<1:0>	0000
															I2C3IP<2:0>	`	12C315	S<1:0>	
							U3IP<2:0>		U3IS	<1:0>									
1100	IPC7	31:16	—	—	—		SPI2IP<2:0>	`	SPI2IS	S<1:0>	—	—	—		CMP2IP<2:0	>	CMP2I	S<1:0>	0000
1100	11 07						I2C4IP<2:0>	•	I2C4I3	S<1:0>									
		15:0	—	_	—	(CMP1IP<2:0	>	CMP1I	S<1:0>	_	—	—		PMPIP<2:0>	>	PMPIS	S<1:0>	0000
		31:16	_	—	—	F	RTCCIP<2:0	>	RTCCI	S<1:0>	—	—	—		SCMIP<2:0	>	FSCMI	S<1:0>	0000
1110	IPC8														U2IP<2:0>		U2IS	<1:0>	
1110	IFCO	15:0	—	—	—		I2C2IP<2:0>	•	12C218	S<1:0>	—	—	—		SPI4IP<2:0>	>	SPI4IS	S<1:0>	0000
															I2C5IP<2:0>	`	12C515	S<1:0>	
1120	IPC9	31:16	_	—	—	[DMA3IP<2:0	>	DMA3I	S<1:0>	—	—	—		DMA2IP<2:0	>	DMA2I	S<1:0>	0000
1120	11 03	15:0	—	—	—		DMA1IP<2:0		DMA1I	S<1:0>	—	—	—		DMA0IP<2:0		DMA0I	S<1:0>	0000
1130	IPC10	31:16	_	—	—	D	MA7IP<2:0>	(2)	DMA7IS	S<1:0> ⁽²⁾	—	—	—	D	MA6IP<2:0>	(2)	DMA6IS	<1:0> ⁽²⁾	0000
1130	IFCIU	15:0	—	_	_		MA5IP<2:0>		DMA5IS	S<1:0> ⁽²⁾	_	—	_	D	MA4IP<2:0>	(2)	DMA4IS	<1:0> ⁽²⁾	0000
1140	IPC11	31:16		_	_	С	AN2IP<2:0>	(2)	CAN2IS	S<1:0> ⁽²⁾	_	_	_		CAN1IP<2:0	>	CAN1	S<1:0>	0000
1140	IFCII	15:0	—	_	—		USBIP<2:0>	,	USBIS	S<1:0>	_	_	_		FCEIP<2:0>	,	FCEIS	S<1:0>	0000
1150	IPC12	31:16	—	_	—		U5IP<2:0>		U5IS	<1:0>	_	_	_		U6IP<2:0>		U6IS	<1:0>	0000
1150	IFC12	15:0	_	—	_		U4IP<2:0>		U4IS	<1:0>	—	—	—		ETHIP<2:0>		ETHIS	S<1:0>	0000

PIC32MX5XX/6XX/7XX

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: This bit is unimplemented on PIC32MX764F128L device.

3: This register does not have associated CLR, SET, and INV registers.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24			_	—	-	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
23.10	—	—	—	—	_	—	—	SS0
45.0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
15:8	_	—	—	MVEC	_		TPC<2:0>	
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0			_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-17 Unimplemented: Read as '0'

- bit 16 **SS0:** Single Vector Shadow Register Set bit
 - 1 = Single vector is presented with a shadow register set
 - 0 = Single vector is not presented with a shadow register set
- bit 15-13 Unimplemented: Read as '0'
- bit 12 MVEC: Multiple Vector Configuration bit
 - 1 = Interrupt controller configured for Multi-vector mode
 - 0 = Interrupt controller configured for Single-vector mode
- bit 11 Unimplemented: Read as '0'
- bit 10-8 TPC<2:0>: Interrupt Proximity Timer Control bits
 - 111 = Interrupts of group priority 7 or lower start the Interrupt Proximity timer 110 = Interrupts of group priority 6 or lower start the Interrupt Proximity timer 101 = Interrupts of group priority 5 or lower start the Interrupt Proximity timer 100 = Interrupts of group priority 4 or lower start the Interrupt Proximity timer 011 = Interrupts of group priority 3 or lower start the Interrupt Proximity timer
 - 010 = Interrupts of group priority 2 or lower start the Interrupt Proximity timer
 - 001 = Interrupts of group priority 1 start the Interrupt Proximity timer
 - 000 = Disables Interrupt Proximity timer
- bit 7-5 Unimplemented: Read as '0'
- bit 4 INT4EP: External Interrupt 4 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 3 INT3EP: External Interrupt 3 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 2 INT2EP: External Interrupt 2 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 1 **INT1EP:** External Interrupt 1 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 0 INTOEP: External Interrupt 0 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_			_		_	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		_	_	—	-	_	—	_
45.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
15:8	—	—	—	—	_		RIPL<2:0> ⁽¹⁾	
7.0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		—			VEC	<5:0> ⁽¹⁾		

REGISTER 7-2: INTSTAT: INTERRUPT STATUS REGISTER

Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-11 Unimplemented: Read as '0'

- bit 10-8 **RIPL<2:0>:** Requested Priority Level bits⁽¹⁾ 111-000 = The priority level of the latest interrupt presented to the CPU
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 VEC<5:0>: Interrupt Vector bits⁽¹⁾ 11111-00000 = The interrupt vector that is presented to the CPU
- **Note 1:** This value should only be used when the interrupt controller is configured for Single-vector mode.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04-04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				TPTM	R<31:24>			
22.46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				TPTM	R<23:16>			
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8		•		TPTM	R<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				TPTM	1R<7:0>			•

REGISTER 7-3: TPTMR: TEMPORAL PROXIMITY TIMER REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 TPTMR<31:0>: Temporal Proximity Timer Reload bits

Used by the Temporal Proximity Timer as a reload value when the Temporal Proximity timer is triggered by an interrupt event.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	IFS31	IFS30	IFS29	IFS28	IFS27	IFS26	IFS25	IFS24
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	IFS23	IFS22	IFS21	IFS20	IFS19	IFS18	IFS17	IFS16
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.0	IFS15	IFS14	IFS13	IFS12	IFS11	IFS10	IFS09	IFS08
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	IFS07	IFS06	IFS05	IFS04	IFS03	IFS02	IFS01	IFS00

REGISTER 7-4: IFSx: INTERRUPT FLAG STATUS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 IFS31-IFS00: Interrupt Flag Status bits

- 1 = Interrupt request has occurred
- 0 = Interrupt request has not occurred

Note: This register represents a generic definition of the IFSx register. Refer to Table 7-1 for the exact bit definitions.

REGISTER 7-5: IECx: INTERRUPT ENABLE CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	IEC31	IEC30	IEC29	IEC28	IEC27	IEC26	IEC25	IEC24
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	IEC23	IEC22	IEC21	IEC20	IEC19	IEC18	IEC17	IEC16
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	IEC15	IEC14	IEC13	IEC12	IEC11	IEC10	IEC09	IEC08
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	IEC07	IEC06	IEC05	IEC04	IEC03	IEC02	IEC01	IEC00

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 IEC31-IEC00: Interrupt Enable bits

1 = Interrupt is enabled

0 = Interrupt is disabled

Note: This register represents a generic definition of the IECx register. Refer to Table 7-1 for the exact bit definitions.

REGISTER 7-6: IPCx: INTERRUPT PRIORITY CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24 — — — IP03<2:0>						IS03<1:0>				
23:16	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23.10		—	—		IP02<2:0>		IS02-	<1:0>		
15:8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15.0		—	—		IP01<2:0>			IS01<1:0>		
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0		_			IP00<2:0>		IS00-	<1:0>		

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-29 Unimplemented: Read as '0'

bit 28-26	IP03<2:0>: Interrupt Priority bits
	111 = Interrupt priority is 7
	•
	•
	010 = Interrupt priority is 2
	001 = Interrupt priority is 1
	000 = Interrupt is disabled
bit 25-24	IS03<1:0>: Interrupt Sub-priority bits
	11 = Interrupt sub-priority is 3
	10 = Interrupt sub-priority is 2
	01 = Interrupt sub-priority is 1
	00 = Interrupt sub-priority is 0
bit 23-21	Unimplemented: Read as '0'
bit 20-18	IP02<2:0>: Interrupt Priority bits
	111 = Interrupt priority is 7
	•
	•
	010 = Interrupt priority is 2
	001 = Interrupt priority is 1
	000 = Interrupt is disabled
bit 17-16	IS02<1:0>: Interrupt Sub-priority bits
	11 = Interrupt sub-priority is 3
	10 = Interrupt sub-priority is 2
	01 = Interrupt sub-priority is 1
hi+ 15 10	00 = Interrupt sub-priority is 0
DIT 15-13	Unimplemented: Read as '0'
Note:	This register represents a generic definition

Note: This register represents a generic definition of the IPCx register. Refer to Table 7-1 for the exact bit definitions.

DECISTED (CONTINUED) R DDIODITY CONTROL

	<pre>IP01<2:0>: Interrupt Priority bits 111 = Interrupt priority is 7</pre>
bit 9-8	IS01<1:0>: Interrupt Sub-priority bits 11 = Interrupt sub-priority is 3 10 = Interrupt sub-priority is 2 01 = Interrupt sub-priority is 1 00 = Interrupt sub-priority is 0
bit 7-5	Unimplemented: Read as '0'
bit 4-2	IP00<2:0>: Interrupt Priority bits
	<pre>111 = Interrupt priority is 7</pre>
bit 1-0	ISO0<1:0>: Interrupt Sub-priority bits 11 = Interrupt sub-priority is 3 10 = Interrupt sub-priority is 2 01 = Interrupt sub-priority is 1 00 = Interrupt sub-priority is 0
Note:	This register represents a generic definition of the IPCx register. Refer to Table 7-1 for the exact b

bit definitions.

PIC32MX5XX/6XX/7XX

NOTES:

8.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 6. "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32). The Oscillator module has the following features:

- A total of four external and internal oscillator options as clock sources
- On-chip PLL with user-selectable input divider, multiplier and output divider to boost operating frequency on select internal and external oscillator sources
- On-chip user-selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- Dedicated On-Chip PLL for USB peripheral

Figure 8-1 shows the Oscillator module block diagram.



FIGURE 8-1: OSCILLATOR BLOCK DIAGRAM

8.1 Control Registers

TABLE 8-1: OSCILLATOR REGISTER MAP

ess		Bits																	
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
E000	OSCCON	31:16	—	_	Р	LLODIV<2:0	>	F	RCDIV<2:0:	>	—	SOSCRDY	_	PBDIV	/<1:0>	P	LLMULT<2:0)>	0000
F000	USCCON	15:0	_		COSC<2:0>		_		NOSC<2:0>		CLKLOCK	ULOCK	SLOCK	SLPEN	CF	UFRCEN	SOSCEN	OSWEN	0000
F010	OSCTUN	31:16	—	_	_	_	_	—	_	_	_	—	_	_		_			0000
FUIU	USCIUN	15:0	_		_		_	-			_	—			TUN	<5:0>			0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: Reset values are dependent on the DEVCFGx Configuration bits and the type of Reset.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	U-0	U-0	R/W-y	R/W-y	R/W-y	R/W-0	R/W-0	R/W-1		
31:24	—	—	— PLLODIV<2:0:			FRCDIV<2:0>				
00.40	U-0	R-0	R-1	R/W-y	R/W-y	R/W-y	R/W-y	R/W-y		
23:16	—	SOSCRDY	PBDIVRDY	PBDIV	/<1:0>	Р	PLLMULT<2:0>			
45.0	U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y		
15:8	—		COSC<2:0>		—		NOSC<2:0>			
7.0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-y	R/W-0		
7:0	CLKLOCK	ULOCK	SLOCK	SLPEN	CF	UFRCEN	SOSCEN	OSWEN		

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

Legend:

y = Value set from Configuration bits on POR

- R = Readable bit -n = Value at POR
- W = Writable bit U = Unimplemented bit, read as '0'
- '1' = Bit is set
- 0' = Bit is cleared x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29-27 PLLODIV<2:0>: Output Divider for PLL

- 111 = PLL output divided by 256
- 110 = PLL output divided by 64
- 101 = PLL output divided by 32
- 100 = PLL output divided by 16
- 011 = PLL output divided by 8
- 010 = PLL output divided by 4
- 001 = PLL output divided by 2
- 000 = PLL output divided by 1

bit 26-24 FRCDIV<2:0>: Internal Fast RC (FRC) Oscillator Clock Divider bits

- 111 = FRC divided by 256
- 110 = FRC divided by 64
- 101 = FRC divided by 32
- 100 = FRC divided by 16
- 011 = FRC divided by 8
- 010 = FRC divided by 4
- 001 = FRC divided by 2 (default setting)
- 000 = FRC divided by 1
- bit 23 Unimplemented: Read as '0'
- bit 22 SOSCRDY: Secondary Oscillator (Sosc) Ready Indicator bit
 - 1 = Indicates that the Secondary Oscillator is running and is stable
 - 0 = Secondary Oscillator is still warming up or is turned off
- bit 21 PBDIVRDY: Peripheral Bus Clock (PBCLK) Divisor Ready bit
 - 1 = PBDIV<1:0> bits can be written
 - 0 = PBDIV<1:0> bits cannot be written
- bit 20-19 **PBDIV<1:0>:** Peripheral Bus Clock (PBCLK) Divisor bits
 - 11 = PBCLK is SYSCLK divided by 8 (default)
 - 10 = PBCLK is SYSCLK divided by 4
 - 01 = PBCLK is SYSCLK divided by 2
 - 00 = PBCLK is SYSCLK divided by 1

Note: Writes to this register require an unlock sequence. Refer to **Section 6. "Oscillator"** (DS60001112) in the *"PIC32 Family Reference Manual"* for details.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 18-16 PLLMULT<2:0>: Phase-Locked Loop (PLL) Multiplier bits

- 111 = Clock is multiplied by 24
- 110 =Clock is multiplied by 21
- 101 = Clock is multiplied by 20
- 100 = Clock is multiplied by 19
- 011 = Clock is multiplied by 18
- 010 =Clock is multiplied by 17
- 001 =Clock is multiplied by 16
- 000 =Clock is multiplied by 15
- bit 15 Unimplemented: Read as '0'
- bit 14-12 COSC<2:0>: Current Oscillator Selection bits
 - 111 = Internal Fast RC (FRC) Oscillator divided by OSCCON<FRCDIV> bits
 - 110 = Internal Fast RC (FRC) Oscillator divided by 16
 - 101 = Internal Low-Power RC (LPRC) Oscillator
 - 100 = Secondary Oscillator (Sosc)
 - 011 = Primary Oscillator (Posc) with PLL module (XTPLL, HSPLL or ECPLL)
 - 010 = Primary Oscillator (Posc) (XT, HS or EC)
 - 001 = Internal Fast RC Oscillator with PLL module via Postscaler (FRCPLL)
 - 000 = Internal Fast RC (FRC) Oscillator
- bit 11 Unimplemented: Read as '0'
- bit 10-8 NOSC<2:0>: New Oscillator Selection bits
 - 111 = Internal Fast RC Oscillator (FRC) divided by OSCCON<FRCDIV> bits
 - 110 = Internal Fast RC Oscillator (FRC) divided by 16
 - 101 = Internal Low-Power RC (LPRC) Oscillator
 - 100 = Secondary Oscillator (Sosc)
 - 011 = Primary Oscillator with PLL module (XTPLL, HSPLL or ECPLL)
 - 010 = Primary Oscillator (XT, HS or EC)
 - 001 = Internal Fast Internal RC Oscillator with PLL module via Postscaler (FRCPLL)
 - 000 = Internal Fast Internal RC Oscillator (FRC)
 - On Reset, these bits are set to the value of the FNOSC Configuration bits (DEVCFG1<2:0>).
- bit 7 CLKLOCK: Clock Selection Lock Enable bit

If clock switching and monitoring is disabled (FCKSM<1:0> = 1x):

- 1 = Clock and PLL selections are locked
- 0 = Clock and PLL selections are not locked and may be modified

If clock switching and monitoring is enabled (FCKSM<1:0> = 0x):

Clock and PLL selections are never locked and may be modified.

- bit 6 ULOCK: USB PLL Lock Status bit
 - 1 = Indicates that the USB PLL module is in lock or USB PLL module start-up timer is satisfied
 - 0 = Indicates that the USB PLL module is out of lock or USB PLL module start-up timer is in progress or USB PLL is disabled
- bit 5 SLOCK: PLL Lock Status bit
 - 1 = PLL module is in lock or PLL module start-up timer is satisfied
 - 0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
- bit 4 SLPEN: Sleep Mode Enable bit
 - 1 = Device will enter Sleep mode when a WAIT instruction is executed
 - 0 = Device will enter Idle mode when a WAIT instruction is executed
- bit 3 **CF:** Clock Fail Detect bit
 - 1 = FSCM has detected a clock failure
 - 0 = No clock failure has been detected

Note: Writes to this register require an unlock sequence. Refer to **Section 6.** "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

- bit 2 UFRCEN: USB FRC Clock Enable bit
 - 1 = Enable FRC as the clock source for the USB clock source
 - 0 = Use the Primary Oscillator or USB PLL as the USB clock source
- bit 1 **SOSCEN:** Secondary Oscillator (Sosc) Enable bit
 - 1 = Enable Secondary Oscillator
 - 0 = Disable Secondary Oscillator

bit 0 **OSWEN:** Oscillator Switch Enable bit

- 1 = Initiate an oscillator switch to selection specified by NOSC<2:0> bits
- 0 = Oscillator switch is complete

Note: Writes to this register require an unlock sequence. Refer to Section 6. "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.

PIC32MX5XX/6XX/7XX

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	_	_	_	—
22:46	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	_	_	—	—
45.0	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	_	_	_	_	—
7.0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	—	—			TUN<	5:0> ⁽¹⁾		

REGISTER 8-2: OSCTUN: FRC TUNING REGISTER

Legend:

· J · ·				
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-6 Unimplemented: Read as '0'

bit 5-0	TUN<5:0>: FRC Oscillator Tuning bits ⁽¹⁾ 100000 = Center frequency -12.5% for PIC32MX575/595/675/695/775/795 devices 100000 = Center frequency -1.5% for PIC32MX534/564/664/764 devices 100001 =
	•
	•
	•
	111111 = 000000 = Center frequency; Oscillator runs at nominal frequency (8 MHz) 000001 =
	•
	•
	•
	011110 = 011111 = Center frequency +12.5% for PIC32MX575/595/675/695/775/795 devices 011111 = Center frequency +1.5% for PIC32MX534/564/664/764 devices

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation, and is neither characterized nor tested.

Note:	Writes to this register require an unlock sequence. Refer to Section 6. "Oscillator" (DS60001112) in the
	"PIC32 Family Reference Manual" for details.

9.0 PREFETCH CACHE

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 4. "Prefetch Cache"** (DS60001119) in the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32).

Prefetch cache increases performance for applications executing out of the cacheable program Flash memory regions by implementing instruction caching, constant data caching and instruction prefetching.

9.1 Features

- 16 fully-associative lockable cache lines
- 16-byte cache lines
- Up to four cache lines allocated to data
- Two cache lines with address mask to hold repeated instructions
- Pseudo-LRU replacement policy
- All cache lines are software writable
- 16-byte parallel memory fetch
- Predictive instruction prefetch

A simplified block diagram of the Prefetch Cache module is illustrated in Figure 9-1.



FIGURE 9-1: PREFETCH CACHE MODULE BLOCK DIAGRAM

Control Registers 9.2

TABLE 9-1: PREFETCH REGISTER MAP

ess										Bi	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4000	CHECON ^(1,2)	31:16	—		—	_	_	_	-	_	_	_	-		-	-		CHECOH	0000
4000	ONEOON	1010												0007					
4010	CHEACC ⁽¹⁾		CHEWEN	—	—	—	—	—	—	—	—	—	—	_	—	—	—		0000
1010		15:0	—	—	—	_	_	_	_	_	_	—	—	_		CHEID	X<3:0>		0000
4020	CHETAG ⁽¹⁾		LTAGBOOT																
.020		15:0						LTAG<	<15:4>						LVALID	LLOCK	LTYPE	_	xxx2
4030	CHEMSK ⁽¹⁾	31:16	—	_	—	—	_	—	—	—	—	—	—	_	_	_		—	0000
		15:0					L	MASK<15:5	>					—	—	—	—		0000
4040	CHEW0	31:16								CHEWO)<31:0>								XXXX
		15:0																	xxxx
4050	CHEW1	31:16								CHEW1	<31:0>								XXXX
		15:0																	XXXX
4060	CHEW2	31:16 15:0								CHEW2	2<31:0>								XXXX
		31:16																	xxxx xxxx
4070	CHEW3	15:0								CHEWS	3<31:0>								XXXX
		31:16	_	_	_	_	_	_	_				C	HELRU<24:1	6>				0000
4080	CHELRU	15:0								CHELRI	J<15:0>		0.						0000
		31:16																	xxxx
4090	CHEHIT	15:0								CHEHI	<31:0>								xxxx
40.4.0		31:16									0.01.0								xxxx
40A0	CHEMIS	15:0								CHEMIS	5<31:0>								xxxx
4000	CHEPFABT	31:16								CHEPFAI	DT -21.05								xxxx
4000	UNEFFADI	15:0									\$01.05								xxxx

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Reset value is dependent on DEVCFGx configuration. 1:

2:

Note

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	_	_		_			—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
23:16	—	_	_	—	_		_	CHECOH
45.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
15:8	—	—	_	—	—	_	DCSZ	<u>Z</u> <1:0>
7.0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
7:0		_	PREFE	N<1:0>		F	PFMWS<2:0>	>

REGISTER 9-1: CHECON: CACHE CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-17 Unimplemented: Write '0'; ignore read

- bit 16 CHECOH: Cache Coherency Setting on a PFM Program Cycle bit
 - 1 = Invalidate all data and instruction lines
 - 0 = Invalidate all data lnes and instruction lines that are not locked
- bit 15-10 Unimplemented: Write '0'; ignore read
- bit 9-8 DCSZ<1:0>: Data Cache Size in Lines bits
 - Changing these bits causes all lines to be reinitialized to the "invalid" state.
 - 11 = Enable data caching with a size of 4 lines
 - 10 = Enable data caching with a size of 2 lines
 - 01 = Enable data caching with a size of 1 line
 - 00 = Disable data caching
- bit 7-6 Unimplemented: Write '0'; ignore read
- bit 5-4 **PREFEN<1:0>:** Predictive Prefetch Enable bits
 - 11 = Enable predictive prefetch for both cacheable and non-cacheable regions
 - 10 = Enable predictive prefetch only for non-cacheable regions
 - 01 = Enable predictive prefetch only for cacheable regions
 - 00 = Disable predictive prefetch
- bit 3 Unimplemented: Write '0'; ignore read

bit 2-0 PFMWS<2:0>: PFM Access Time Defined in Terms of SYSLK Wait States bits

- 111 = Seven Wait states
- 110 = Six Wait states
- 101 = Five Wait states
- 100 = Four Wait states
- 011 = Three Wait states
- 010 = Two Wait states
- 001 = One Wait state
- 000 = Zero Wait state

PIC32MX5XX/6XX/7XX

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	CHEWEN	—	_	—	—	-	—	—	
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	-	—		—	—		—	—	
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
15.0		—		—	—		—	—	
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0				—		CHEID	X<3:0>		

REGISTER 9-2: CHEACC: CACHE ACCESS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31 CHEWEN: Cache Access Enable bits

- These bits apply to registers CHETAG, CHEMSK, CHEW0, CHEW1, CHEW2, and CHEW3.
- 1 = The cache line selected by CHEIDX<3:0> is writeable
- 0 = The cache line selected by CHEIDX<3:0> is not writeable
- bit 30-4 **Unimplemented:** Write '0'; ignore read

bit 3-0 CHEIDX<3:0>: Cache Line Index bits

The value selects the cache line for reading or writing.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	LTAGBOOT	—	_	-	—	_	_	—			
23:16	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
23.10	LTAG<19:12>										
15:8	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
10.0	LTAG<11:4>										
7:0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-0	R/W-0	R/W-1	U-0			
7.0		LTAG<	<3:0>		LVALID	LLOCK	LTYPE	—			

REGISTER 9-3: CHETAG: CACHE TAG REGISTER

Legend:

3			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 LTAGBOOT: Line Tag Address Boot bit

- 1 = The line is in the 0x1D000000 (physical) area of memory
- 0 = The line is in the 0x1FC00000 (physical) area of memory

bit 30-24 Unimplemented: Write '0'; ignore read

bit 23-4 LTAG<19:0>: Line Tag Address bits

LTAG<19:0> bits are compared against physical address to determine a hit. Because its address range and position of PFM in kernel space and user space, the LTAG PFM address is identical for virtual addresses, (system) physical addresses, and PFM physical addresses.

bit 3 LVALID: Line Valid bit

- 1 = The line is valid and is compared to the physical address for hit detection
- 0 = The line is not valid and is not compared to the physical address for hit detection

bit 2 LLOCK: Line Lock bit

- 1 = The line is locked and will not be replaced
- 0 = The line is not locked and can be replaced

bit 1 LTYPE: Line Type bit

- 1 = The line caches instruction words
- 0 = The line caches data words
- bit 0 Unimplemented: Write '0'; ignore read

PIC32MX5XX/6XX/7XX

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
		—			—		—	—				
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23.10		—			—		—	—				
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
10.0	LMASK<10:3>											
7:0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
7.0	l	LMASK<2:0>		—	—	—	—	—				

REGISTER 9-4: CHEMSK: CACHE TAG MASK REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Write '0'; ignore read

bit 15-5 LMASK<10:0>: Line Mask bits

- 1 = Enables mask logic to force a match on the corresponding bit position in LTAG<19:0> bits (CHETAG<23:4>) and the physical address
- 0 = Only writeable for values of CHEIDX<3:0> bits (CHEACC<3:0>) equal to 0x0A and 0x0B (disables mask logic)
- bit 4-0 **Unimplemented:** Write '0'; ignore read

				•								
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
31:24	CHEW0<31:24>											
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
23:16	CHEW0<23:16>											
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
15:8	CHEW0<15:8>											
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
7:0				CHEWO	<7:0>							

REGISTER 9-5: CHEW0: CACHE WORD 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 **CHEW0<31:0>:** Word 0 of the cache line selected by CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
31:24	CHEW1<31:24>											
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
23:16	CHEW1<23:16>											
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
15:8	CHEW1<15:8>											
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
7:0	CHEW1<7:0>											

REGISTER 9-6: CHEW1: CACHE WORD 1

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 **CHEW1<31:0>:** Word 1 of the cache line selected by CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

REGISTER 9-7: CHEW2: CACHE WORD 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
31:24	CHEW2<31:24>									
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23:16	CHEW2<23:16>									
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15:8	CHEW2<15:8>									
7:0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
	CHEW2<7:0>									

Legend:			
R = Readable bit	Readable bit W = Writable bit		ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 **CHEW2<31:0>:** Word 2 of the cache line selected by CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
31:24	CHEW3<31:24>									
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23:16	CHEW3<23:16>									
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15:8	CHEW3<15:8>									
7:0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
	CHEW3<7:0>									

REGISTER 9-8: CHEW3: CACHE WORD 3

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 **CHEW3<31:0>:** Word 3 of the cache line selected by CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

Note: This register is a window into the cache data array and is only readable if the device is not code-protected.

REGISTER 9-9: CHELRU: CACHE LRU REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0	
	—	—	_	—	—	_	—	CHELRU<24>	
00.40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
23:16	CHELRU<23:16>								
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
15:8				CHELR	U<15:8>				
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
7:0				CHELF	RU<7:0>				

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-25 Unimplemented: Write '0'; ignore read

bit 24-0 **CHELRU<24:0>:** Cache Least Recently Used State Encoding bits Indicates the pseudo-LRU state of the cache.
x = Bit is unknown

			•••••••					
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04-04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31:24				CHEHIT<	:31:24>			
00:40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16				CHEHIT<	:23:16>			
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8				CHEHIT	<15:8>			
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
7:0				CHEHIT	<7:0>			
1								
Legend:								
R = Rea	dable bit		W = Writable	e bit	U = Unimple	emented bit, re	ad as '0'	

REGISTER 9-10: CHEHIT: CACHE HIT STATISTICS REGISTER

bit 31-0 CHEHIT<31:0>: Cache Hit Count bits

- - - - -

-n = Value at POR

Incremented each time the processor issues an instruction fetch or load that hits the prefetch cache from a cacheable region. Non-cacheable accesses do not modify this value.

'0' = Bit is cleared

REGIST	ER 9-11: 0	CHEMIS: CA	CHE MISS	STATISTICS	6 REGISTEI	ĸ
_						

'1' = Bit is set

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31:24				CHEMIS<	<31:24>			
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16				CHEMIS<	<23:16>			
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8				CHEMIS	<15:8>			
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
7:0				CHEMIS	S<7:0>			
Legend:								
R = Rea	dable bit		W = Writable	e bit	U = Unimple	emented bit, re	ad as '0'	
-n = Valu	le at POR		'1' = Bit is se	t	'0' = Bit is cl	eared	x = Bit is unl	known

bit 31-0 CHEMIS<31:0>: Cache Miss Count bits

Incremented each time the processor issues an instruction fetch from a cacheable region that misses the prefetch cache. Non-cacheable accesses do not modify this value.

'1' = Bit is set

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31.24				CHEPFAB	Г<31:24>			
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16				CHEPFAB	Г<23:16>			
15.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
10.0				CHEPFAB	T<15:8>			
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
Range 31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 25/17/9/1 31:24 R/W-x R/W-x								
·								
Legend:								
R = Rea	dable bit		W = Writable	bit	U = Unimple	emented bit, re	ad as '0'	

bit 31-0 CHEPFABT<31:0>: Prefab Abort Count bits

-n = Value at POR

Incremented each time an automatic prefetch cache is aborted due to a non-sequential instruction fetch, load or store.

'0' = Bit is cleared

x = Bit is unknown

10.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 31. "Direct Mem-Access (DMA) Controller" ory (DS60001117) in the "PIC32 Family Reference Manual", which is available from Microchip web the site (www.microchip.com/PIC32).

The Direct Memory Access (DMA) controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the PIC32 (such as SPI, UART, PMP, etc.) or memory itself.

Following are some of the key features of the DMA controller module:

- Four identical channels, each featuring:
 - Auto-increment source and destination address registers
 - Source and destination pointers
 - Memory to memory and memory to peripheral transfers

- Automatic word-size detection:
 - Transfer granularity, down to byte level
 - Bytes need not be word-aligned at source and destination
- Fixed priority channel arbitration
- Flexible DMA channel operating modes:
 - Manual (software) or automatic (interrupt) DMA requests
 - One-Shot or Auto-Repeat Block Transfer modes
 - Channel-to-channel chaining
- Flexible DMA requests:
 - A DMA request can be selected from any of the peripheral interrupt sources
 - Each channel can select any (appropriate) observable interrupt as its DMA request source
 - A DMA transfer abort can be selected from any of the peripheral interrupt sources
 - Pattern (data) match transfer termination
- Multiple DMA channel status interrupts:
 - DMA channel block transfer complete
 - Source empty or half empty
 - Destination full or half full
 - DMA transfer aborted due to an external event
 - Invalid DMA address generated
- DMA debug support features:
 - Most recent address accessed by a DMA channel
 - Most recent DMA channel to transfer data
- CRC Generation module:
 - CRC module can be assigned to any of the available channels
 - CRC module is highly configurable

FIGURE 10-1: DMA BLOCK DIAGRAM



© 2009-2016 Microchip Technology Inc.

Control Registers 10.1

TABLE 10-1: DMA GLOBAL REGISTER MAP

ess		â								В	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000	DMACON ⁽¹⁾	31:16	_	_	-	_	_	_	—	—	_	—	_	-	-	_	_	_	0000
3000	DMACON	15:0	ON	_	_	SUSPEND	DMABUSY	_	_	_	_	_	_	_	_	_	_	_	0000
3010	DMASTAT	31:16		_	_	_	_	_	_	_	_	_	_	_		_	_	_	0000
3010	DIVIASTAT	15:0	_	_		_	_		-	-		-			RDWR	D	MACH<2:0>	2)	0000
3020	DMAADDR	31:16								DMAAD	P-31.05								0000
3020	DIVIAADDIN	15:0								DIVIAADL	N<51.02								0000
Legen	d: x = u	nknown	value on Re	eset; — = ur	nimplemente	d, read as '0	'. Reset valu	ies are shov	vn in hexade	ecimal.									

as '0'. Reset values are shown in hexadecimal

This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

DMACH<3> bit is not available on PIC32MX534/564/664/764 devices. 2:

TABLE 10-2: DMA CRC REGISTER MAP⁽¹⁾

ess		0								В	ts								ú
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2020	DCRCCON	31:16	_	_	BYTO	<1:0>													
3030	DURCUUN	15:0	—	—	—			PLEN<4:0>			CRCEN	CRCAPP	CRCTYP	_	—	(CRCCH<2:0	>	0000
3040	DCRCDATA	31:16								DCRCDA	TA-31:05								0000
3040	DONODAIA	15:0								DUNUDA	17431.02								0000
3050	DCRCXOR	31:16								DCRCXC	P-31.0								0000
3030	DUNUAUK	15:0								DOROAC									0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 10-3: DMA CHANNELS 0-7 REGISTER MAP

ess										Bi	its								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3060	DCH0CON	31:16	_		_	_	—	—	_	_	—	_	—	—	—	_	_	_	0000
3000	DCHUCON	15:0	CHBUSY	—	_	—	_	—	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	l<1:0>	0000
3070	DCH0ECON	31:16	—	—	—	—	—	—		—			1	CHAIR					00FF
00.0	5011020011	15:0				CHSIR	Q<7:0>		-		CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	—	_	—	FF00
3080	DCH0INT	31:16	-	_	—	—	—	—	-	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
0000	20110111	15:0	—	—	-	-	—	_	-	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3090	DCH0SSA	31:16 15:0								CHSSA	<31:0>								0000
30A0	DCH0DSA	31:16 15:0								CHDSA	A<31:0>								0000
		31:16	_	_		_			_	_		_		_			_	_	0000
30B0	DCH0SSIZ	15:0								CHSSIZ	Z<15:0>								0000
		31:16	_	_		_	_	_	_	_		_	_	_	_	_	_	_	0000
30C0	DCH0DSIZ	15:0								CHDSIZ	Z<15:0>								0000
		31:16	_	_	_	_	_		_	_	_	_	_	_		_	_	_	0000
30D0	DCH0SPTR	15:0								CHSPT	R<15:0>								0000
		31:16	_	_		_	_	_		—		—	_	_		_	_	_	0000
30E0	DCH0DPTR	15:0								CHDPT	R<15:0>								0000
0050	00100017	31:16	_	_		_	_	_	—	_	_	—	—	_		—	_	_	0000
30F0	DCH0CSIZ	15:0								CHCSIZ	Z<15:0>								0000
2100	DCH0CPTR	31:16	—	—	—	_	_	_	—	_	_	_	_	_	_	_		—	0000
3100	DCHUCFTK	15:0								CHCPT	R<15:0>								0000
3110	DCH0DAT	31:16	—	—	—	—	—	—	—	—	—	—	—	_	_	—		-	0000
3110	DONUDAI	15:0	—	_	_		—		—					CHPDA	AT<7:0>				0000
3120	DCH1CON	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0120	Donnoon	15:0	CHBUSY	_	—	—	—	—	-	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	l<1:0>	0000
3130	DCH1ECON	31:16	—	—	-	-	—	—	-	—		1	1	CHAIR					00FF
		15:0					Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	—	—	—	FF00
3140	DCH1INT	31:16	—		_	_	—	—		_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
-		15:0	—	-	—	—	_	—		—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3150	DCH1SSA	31:16 15:0								CHSSA	A<31:0>								0000
3160	DCH1DSA	31:16 15:0								CHDSA	A<31:0>								0000
3170	DCH1SSIZ	31:16	—	_	—	—	_	_	-	—	—	_	_	—	—		_	_	0000
5170	DOITIOUZ	15:0								CHSSIZ	Z<15:0>								0000

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1: information.

PIC32MX5XX/6XX/7XX

2: DMA channels 4-7 are not available on PIC32MX534/564/664/764 devices.

ess				Image: Second															
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3180	DCH1DSIZ	31:16	_	-	—	_	-	-	_	—	_	_	_	—	—	_	—	_	0000
5100		15:0			Image: Section of the section of t														0000
3190	DCH1SPTR	31:16	—	—	—	—	—	—	_	—		—	—	—	—	—	—	—	0000
5150	Donnor IIX	15:0								CHSPTI	R<15:0>								0000
31A0	DCH1DPTR	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
5170		15:0								CHDPTI	R<15:0>								0000
31B0	DCH1CSIZ	31:16	—	—	—	—	—	—	_	—		—	—	—	—	—	—	—	0000
0100		15:0								CHCSIZ	2<15:0>								0000
31C0	DCH1CPTR	31:16	_	—	CHCPTR<15:0> 00 - - - - - - 00														0000
0100		15:0			- - - - - - - - - 00 - - - - - - - - 00 - - - - - - - 00 - - - - - - - 00 - - - - - - - 00 - - - - - - - 00														0000
31D0	DCH1DAT	31:16	_	_	- - - - - - - - 00 - - - - - - - - 00 - - - - - - - - 00 - - - - - - - - 00 - - - - - - - - 00														0000
0120	Bonnbra	15:0	_	<u> </u>														0000	
31E0	DCH2CON	31:16	—	—	<u>− − − − − − − − − − − − − − − 000</u>														0000
0120	DONZOON	15:0	CHBUSY	_	- - - - - - - CHPDAT<7:0> 000 - - - - - - - - 000 - - - - - - - - 000 - - - - - - - - 000 - - - - - - - - 000 - - - - - - - - - 000 - - - - - - - - - 000 000 - - - - - - - - - 000 000 000 - - - - - - - - - - 000 000 - - - - - - - - - - - - 000 000 000 000 <														0000
31E0	DCH2ECON	31:16	—	—	—	—		—	_	—		-							OOFF
511.0	DONZEOON	15:0				CHSIR	Q<7:0>				CFORCE		PATEN	SIRQEN			—		FF00
3200	DCH2INT	31:16	_	_	—	—	_	_		—									0000
5200	DONZINI	15:0	—	—	—	—	—	—	_	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3210	DCH2SSA	31:16 15:0								CHSSA	<31:0>								0000
3220	DCH2DSA	31:16 15:0								CHDSA	<31:0>								0000
		31:16		_	_	_	_	_	_	_	_	_	_	_			_		0000
3230	DCH2SSIZ	15:0								CHSSIZ									0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_		_	_	_	0000
3240	DCH2DSIZ	15:0								CHDSIZ									0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3250	DCH2SPTR	15:0								CHSPTI									0000
<u> </u>		31:16	_	_	_	_	_	_	_	_		_	_	_			_		0000
3260	DCH2DPTR	15:0								CHDPTI	8<15.0>								0000
		31:16	_						_			_		_	_		_	_	0000
3270	DCH2CSIZ	15:0								CHCSIZ									0000
										010312	.< 10.02								
3280	DCH2CPTR	31:16	_	_	—	—	_	_	_	—	_	—	—	—	—	_	_	_	0000
		15:0				n, tead as ,0				CHCPTI	۲<15:0>								0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: DMA channels 4-7 are not available on PIC32MX534/564/664/764 devices.

ess				- -															
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
		31:16	_		_	_	_	_	_	_	—	_	_	_	_	_	_	_	0000
3290	DCH2DAT	15:0	_		_	_	_	_	_	_				CHPDA	AT<7:0>				0000
32A0	DCH3CON	31:16	_		_	_	_	_		_	_		_	_	—	—	_	_	0000
32A0	Denseon	15:0	CHBUSY	-	—	—	—	—	—	CHCHNS	CHEN	CHAED	CHCHN			CHEDET	CHPR	l<1:0>	0000
32B0	DCH3ECON	31:16		_	—	—	—	—		—		1	ł						00FF
		15:0								-							—	—	FF00
32C0	DCH3INT	31:16	—		—			_	_									CHERIE	0000
		15:0		—	—	-	—	_	—	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
32D0	DCH3SSA	31:16								CHSSA	A<31:0>								0000
		15:0 31:16																	0000
32E0	DCH3DSA	15:0			CHDSA<31:0>														0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
32F0	DCH3SSIZ	15:0								CHSSI	Z<15:0>								0000
		31:16	_	_	_	_	_	_		_	_		_	_	_	_	_		0000
3300	DCH3DSIZ	15:0								CHDSI	Z<15:0>								0000
	DOLIGODTO	31:16	_	_	_	_	_	—	_	_	_	_	_	_	_	_	_	_	0000
3310	DCH3SPTR	15:0				•	•			CHSPT	R<15:0>		•		•				0000
2220	DCH3DPTR	31:16	_		_	—	—	_	_	—	_	_	_	_	—	—	_	_	0000
3320	DCH3DFTK	15:0								CHDPT	R<15:0>								0000
3330	DCH3CSIZ	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0000	DOI 130012	15:0								CHCSI	Z<15:0>		-		-				0000
3340	DCH3CPTR	31:16	—	—	—	—	—	—	—	—	—	—	-	—	—	—	—	—	0000
		15:0				-	-			CHCPT	R<15:0>		-		-				0000
3350	DCH3DAT	31:16	_	_	—			_	_		_		—	—	—	_	_		0000
		15:0	_		_			_	-						AT<7:0>	1			0000
3360	DCH4CON	31:16	-		_	_	_	_	_	-	-	-	-	-	-		-	—	0000
		15:0	CHBUSY		_		_		_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	-	CHEDET	CHPR	(1<1:0>	0000
3370	DCH4ECON	31:16 15:0	_				 Q<7:0>			—	CFORCE	CABORT	PATEN	SIRQEN	Q<7:0> AIRQEN		_	_	00FF FF00
		31:16	_	_						_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
3380	DCH4INT	15:0		_	_	_	_	_		_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
		31:16						1				Shorm	51000		0110011	0110011	JIIAI	SHER	0000
3390	DCH4SSA	15:0								CHSSA	A<31:0>								0000
		31:16																	0000
33A0	DCH4DSA	15:0								CHDSA	\<31:0>								0000
Legen	d: x = u	nknown	value on Re	eset; — = ur	nimplemente	ed, read as '0)'. Reset valu	ues are show	vn in hexade	ecimal.									<u>ا</u> ا

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1: information.

2: DMA channels 4-7 are not available on PIC32MX534/564/664/764 devices.

ess	_	a								Bi	ts								
VIITUAI Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	DCH4SSIZ	31:16	_	_	—	_	_	_	_	_	_	_	_	—	—	—	—	—	000
	i i													00					
33C0	DCH4DSIZ		—	_	—	—	_	—	—	—	_	—	—	—	—	—	—	_	00
	BOILIBOIL									CHDSIZ	2<15:0>								00
33D0	DCH4SPTR		—	_	—	—	—	—	—	—	—	—	—	—	—	—	—	_	00
020										CHSPTI	R<15:0>								00
3E0	DCH4DPTR		_		_	_	_	_	_	—	_	_	_	_	_	_	_		00
										CHDPTI									00
3F0	DCH4CSIZ		_	CHCSIZ<15:0> - - - - - - - - - - - - - - - - - - - - - -														_	0
				CHCSIZ<15:0> -															0
400	DCH4CPTR		—		—	—	—	—	—	—	_	—	—	—	—	—	—		0
										CHCPTI	R<15:0>								0
410	DCH4DAT		—	—	—	—	—	_		_	—	—	—		—	—		_	0
110			-	_	—	—	-	_	_	-							1		0
420	DCH5CON				_	—	_	_								—	_		0
420	201100011		CHBUSY	_	—	—	-	_	_	CHCHNS	CHEN	CHAED	CHCHN			CHEDET	CHPR	l<1:0>	0
430	DCH5ECON		_	—	—			—	-	-							1		0
400	5011020011				1	CHSIR	Q<7:0>												F
440	DCH5INT	31:16	—	—	—	-	-	_	_	—				CHDHIE					0
110	20110111	15:0	—		—	—	—	—	_	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0
450	DCH5SSA									CHSSA	<31:0>								00
																			00
460	DCH5DSA									CHDSA	<31:0>								0
																			-
470	DCH5SSIZ										 Z <15:0>								0
										013312	.<15.0>								-
480	DCH5DSIZ		—	_	_	_	_	—	_			—	_	_	_	_		_	-
																			-
490	DCH5SPTR		_	_		—	_	_	_				_		—	—			0
											(<15.02								0
4A0	DCH5DPTR		_	_	_	_	_	-	_		2 <15:0>	_	-	_	_	_	_		0
		31:16									NS 10.0>	_		_				_	0
4B0	DCH5CSIZ	15:0	_	_	_	_	_	_	_	CHCSIZ		_			_	_		_	-
											<15:0>								0
84C0	DCH5CPTR	31:16	_	—	—	—	—	—	—		_	—	_	—	—	—		_	00
		15:0			nimplemente					CHCPTI	≺<15:0>								00

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1: information.

DMA channels 4-7 are not available on PIC32MX534/564/664/764 devices. 2:

ess				Image: Second															ú
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
34D0	DCH5DAT	31:16	—		—	_	_	—	_	—	—	_	_			_	_	_	000
0100	DOITOD/T	15:0	-	_	_	_		—	_	-				CHPDA	AT<7:0>				000
34E0	DCH6CON	31:16	—		—	_	_	—	_	—			—	—		—	—	—	000
		15:0	CHBUSY								CHEN	CHAED	CHCHN			CHEDET	CHPR	21<1:0>	000
34F0	DCH6ECON	31:16	—	_				_	_	_	050505	04505T	DATEN						00F
		15:0								1								-	FFO
3500	DCH6INT	31:16	—						_									CHERIE CHERIF	000
		15:0 31:16	—	_	—	_	_	—	_	—	CHSDIF	CHSHIF	CHUDIF	CHDHIF	CHBCIF	CHCCIF	CHIAIF	CHERIF	0000
3510	DCH6SSA	15:0								CHSSA	A<31:0>								0000
		31:16																	000
3520	DCH6DSA	15:0																	000
		31:16	_	_															000
3530	DCH6SSIZ	15:0								CHSSI	Z<15:0>								000
		31:16	_	_	_	_	_	_	_	1			_	_		_	_	_	000
3540	DCH6DSIZ	15:0								CHDSI	Z<15:0>								000
	DOLLOODTD	31:16	_	_	—	_	_	_	_	_	_	_	_	_		_	_	_	0000
3550	DCH6SPTR	15:0	I							CHSPT	R<15:0>								0000
2500		31:16	_	_	_	_	_	_	_	_		_	_	_		_	_	_	0000
3560	DCH6DPTR	15:0								CHDPT	R<15:0>								0000
3570	DCH6CSIZ	31:16	_	_	-	_	-	_	-	—	-	_	_		-	_		_	0000
3570		15:0								CHCSI	Z<15:0>								000
3580	DCH6CPTR	31:16	—	_	—	—	_	—	_	—	—	—	—	—	—	—	—	—	0000
0000		15:0								CHCPT	R<15:0>								0000
3590	DCH6DAT	31:16	—	—	_	_	_	—	_	—	_	—	—	—		—	—	—	000
0000	501105711	15:0	_	_	—	_	_	—	_	-				CHPDA	AT<7:0>				0000
35A0	DCH7CON	31:16	—	_	—	_	_	—		_		—	—	—	—	—	_	—	0000
		15:0	CHBUSY	—	—	—	—	—	—	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	l<1:0>	0000
35B0	DCH7ECON	31:16	—	—	—	—	—	—	—	—					Q<7:0>				00F1
		15:0				CHSIR					CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	-	-	-	FF0
35C0	DCH7INT	31:16	_	_	_	_		_	-	-	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	000
		15:0	_	_	—	_	_	—	_	-	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	000
35D0	DCH7SSA	31:16								CHSSA	A<31:0>								0000
		15:0																	000
35E0	DCH7DSA	31:16								CHDSA	A<31:0>								0000
egen		15:0				d, read as '0													0000

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: DMA channels 4-7 are not available on PIC32MX534/564/664/764 devices.

ess										Bi	its								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
35F0	DCH7SSIZ	31:16	_	—	_	_		_	—	_	_	—	_	_	—	—	—	—	0000
00.0	BOILIOUE	15:0	15:0 CHSSIZ<15:0> 0000																
2600	DCH7DSIZ	31:16	_	—	—	—		_	—	_	_	—	_	_	—	_	—	—	0000
3000	DCH/DSIZ	15:0								CHDSIZ	Z<15:0>								0000
2610	DOUZEDTR	31:16		—	_	-	-	-	—	-	-	_	-	-	—	_	_	—	0000
3010	DCH7SPTR	15:0								CHSPT	R<15:0>								0000
2620	DCH7DPTR	31:16	_	_	_	_	-		_		-	_			—	_	_	—	0000
3020		15:0								CHDPT	R<15:0>								0000
2020	DOUZOOIZ	31:16	-	-	_	—	_	_	-	_	_	_	—	_	_	_	_	-	0000
3630	DCH7CSIZ	15:0								CHCSIZ	Z<15:0>								0000
2040		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_		_	_	0000
3040	DCH7CPTR	15:0								CHCPT	R<15:0>								0000
2650		31:16	—	—	—	—	_	—	—	—	—	—	—	—	—	—	_	—	0000
3050	DCH7DAT	15:0	_	_	_	_		-	_					CHPDA	AT<7:0>		•		0000

PIC32MX5XX/6XX/7XX

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: DMA channels 4-7 are not available on PIC32MX534/564/664/764 devices.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	—	_		_	—	_
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0
15:8	0N ⁽¹⁾	—	—	SUSPEND	DMABUSY	—	—	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0		_	_	_	_	_	_	_

REGISTER 10-1: DMACON: DMA CONTROLLER CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- ON: DMA On bit⁽¹⁾ bit 15
 - 1 = DMA module is enabled
 - 0 = DMA module is disabled
- bit 14-13 Unimplemented: Read as '0'
- bit 12 SUSPEND: DMA Suspend bit
 - 1 = DMA transfers are suspended to allow CPU uninterrupted access to data bus
 - 0 = DMA operates normally
- bit 11 DMABUSY: DMA Module Busy bit
 - 1 = DMA module is active
 - 0 = DMA module is disabled and not actively transferring data
- bit 10-0 Unimplemented: Read as '0'
- Note 1: When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	—	—	—	—	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_		—	—		—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	—	—	_	—	—
7.0	U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
7:0				—	RDWR	[DMACH<2:0>	•

REGISTER 10-2: DMASTAT: DMA STATUS REGISTER

Legend:

0				
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-4 Unimplemented: Read as '0'

bit 3 RDWR: Read/Write Status bit

1 = Last DMA bus access was a read

0 = Last DMA bus access was a write

bit 2-0 **DMACH<2:0>:** DMA Channel bits These bits contain the value of the most recent active DMA channel.

REGISTER 10-3: DMAADDR: DMA ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
04-04	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
31:24	DMAADDR<31:24>											
00.40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
23:16	DMAADDR<23:16>											
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
15:8				DMAADDI	R<15:8>							
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
7:0				DMAADD	R<7:0>							

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 DMAADDR<31:0>: DMA Module Address bits

These bits contain the address of the most recent DMA access.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
31:24		_	BYTO	<1:0>	WBO ⁽¹⁾	_	_	BITO
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	_	—	—	_	_	_
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	—	—	_			PLEN<4:0>		
7.0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
7:0	CRCEN	CRCAPP ⁽¹⁾	CRCTYP	_	—	(CRCCH<2:0>	,

REGISTER 10-4: DCRCCON: DMA CRC CONTROL REGISTER

Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-30 **Unimplemented:** Read as '0'

- bit 29-28 BYTO<1:0>: CRC Byte Order Selection bits
 - 11 = Endian byte swap on half-word boundaries (source half-word order with reverse source byte order per half-word)
 - 10 = Swap half-words on word boundaries (reverse source half-word order with source byte order per half-word)
 - 01 = Endian byte swap on word boundaries (reverse source byte order)
 - 00 = No swapping (source byte order)
- bit 27 **WBO:** CRC Write Byte Order Selection bit⁽¹⁾
 - 1 = Source data is written to the destination re-ordered as defined by BYTO<1:0>
 - 0 = Source data is written to the destination unaltered
- bit 26-25 Unimplemented: Read as '0'
- bit 24 BITO: CRC Bit Order Selection bit

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

- 1 = The IP header checksum is calculated Least Significant bit (LSb) first (reflected)
- 0 = The IP header checksum is calculated Most Significant bit (MSb) first (not reflected)

<u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode):

- 1 = The LFSR CRC is calculated Least Significant bit first (reflected)
- 0 = The LFSR CRC is calculated Most Significant bit first (not reflected)
- bit 23-13 Unimplemented: Read as '0'
- bit 12-8 **PLEN<4:0>:** Polynomial Length bits⁽¹⁾

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode): These bits are unused.

<u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode): Denotes the length of the polynomial -1.

- bit 7 CRCEN: CRC Enable bit
 - 1 = CRC module is enabled and channel transfers are routed through the CRC module
 - 0 = CRC module is disabled and channel transfers proceed normally
- **Note 1:** When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

REGISTER 10-4: DCRCCON: DMA CRC CONTROL REGISTER (CONTINUED)

- bit 6 **CRCAPP:** CRC Append Mode bit⁽¹⁾
 - 1 = The DMA transfers data from the source into the CRC but not to the destination. When a block transfer completes the DMA writes the calculated CRC value to the location given by CHxDSA
 - 0 = The DMA transfers data from the source through the CRC obeying WBO as it writes the data to the destination
- bit 5 CRCTYP: CRC Type Selection bit
 - 1 = The CRC module will calculate an IP header checksum
 - 0 = The CRC module will calculate a LFSR CRC
- bit 4-3 Unimplemented: Read as '0'
- bit 2-0 CRCCH<2:0>: CRC Channel Select bits
 - 111 = CRC is assigned to Channel 7
 - 110 = CRC is assigned to Channel 6
 - 101 = CRC is assigned to Channel 5
 - 100 = CRC is assigned to Channel 4
 - 011 = CRC is assigned to Channel 3
 - 010 = CRC is assigned to Channel 2
 - 001 = CRC is assigned to Channel 1
 - 000 = CRC is assigned to Channel 0
- **Note 1:** When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
31:24	DCRCDATA<31:24>											
22:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:16	DCRCDATA<23:16>											
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8				DCRCDAT	A<15:8>							
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0				DCRCDA	ΓA<7:0>							

REGISTER 10-5: DCRCDATA: DMA CRC DATA REGISTER

Legend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 DCRCDATA<31:0>: CRC Data Register bits

Writing to this register will seed the CRC generator. Reading from this register will return the current value of the CRC. Bits greater than PLEN will return '0' on any read.

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode): Only the lower 16 bits contain IP header checksum information. The upper 16 bits are always '0'. Data written to this register is converted and read back in 1's complement form (current IP header checksum value).

<u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode): Bits greater than PLEN will return '0' on any read.

REGISTER 10-6: DCRCXOR: DMA CRCXOR ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
31.24	DCRCXOR<31:24>											
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:16	DCRCXOR<23:16>											
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8				DCRCXO	R<15:8>							
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0				DCRCXO	R<7:0>							

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-0 DCRCXOR<31:0>: CRC XOR Register bits

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode): This register is unused.

<u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode):

1 = Enable the XOR input to the Shift register

0 = Disable the XOR input to the Shift register; data is shifted in directly from the previous stage in the register

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		—	—	—	_	_	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	_	—	—
45.0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
15:8	CHBUSY	—	—	_	—	_	—	CHCHNS ⁽¹⁾
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R/W-0
7:0	CHEN ⁽²⁾	CHAED	CHCHN	CHAEN	_	CHEDET	CHPF	RI<1:0>

REGISTER 10-7: DCHxCON: DMA CHANNEL 'x' CONTROL REGISTER

Legend:

0				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

- bit 15 **CHBUSY:** Channel Busy bit 1 = Channel is active or has been enabled 0 = Channel is inactive or has been disabled
- bit 14-9 **Unimplemented:** Read as '0'
- bit 8 CHCHNS: Chain Channel Selection bit⁽¹⁾
 - 1 Chain to channel lower in patteral priority (CH1 will be enabled by C
 - 1 = Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)
 0 = Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)
- bit 7 CHEN: Channel Enable bit⁽²⁾
 - 1 = Channel is enabled
 - 0 =Channel is disabled
- bit 6 CHAED: Channel Allow Events If Disabled bit
 - 1 = Channel start/abort events will be registered, even if the channel is disabled
 - 0 = Channel start/abort events will be ignored if the channel is disabled

bit CHCHN: Channel Chain Enable bit

- 1 = Allow channel to be chained
- 0 = Do not allow channel to be chained

bit 4 CHAEN: Channel Automatic Enable bit

- 1 = Channel is continuously enabled, and not automatically disabled after a block transfer is complete
- 0 = Channel is disabled on block transfer complete
- bit 3 Unimplemented: Read as '0'
- bit 2 CHEDET: Channel Event Detected bit
 - 1 = An event has been detected
 - 0 = No events have been detected

bit 1-0 CHPRI<1:0>: Channel Priority bits

- 11 = Channel has priority 3 (highest)
- 10 = Channel has priority 2
- 01 = Channel has priority 1
- 00 = Channel has priority 0
- **Note 1:** The chain selection bit takes effect when chaining is enabled (CHCHN = 1).
 - 2: When the channel is suspended by clearing this bit, the user application should poll the CHBUSY bit (if available on the device variant) to see when the channel is suspended, as it may take some clock cycles to complete a current transaction before the channel is suspended.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	—		_		_	_	_	—		
22.16	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
23:16	CHAIRQ<7:0> ⁽¹⁾									
15.0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
15:8	CHSIRQ<7:0> ⁽¹⁾									
7.0	S-0	S-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0		
7:0	CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	—		

REGISTER 10-8: DCHxECON: DMA CHANNEL 'x' EVENT CONTROL REGISTER

Legend:	S = Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23-16	CHAIRQ<7:0>: Channel Transfer Abort IRQ bits ⁽¹⁾
	11111111 = Interrupt 255 will abort any transfers in progress and set CHAIF flag
	•
	•
	•
	00000001 = Interrupt 1 will abort any transfers in progress and set CHAIF flag 00000000 = Interrupt 0 will abort any transfers in progress and set CHAIF flag
bit 15-8	CHSIRQ<7:0>: Channel Transfer Start IRQ bits ⁽¹⁾
	11111111 = Interrupt 255 will initiate a DMA transfer
	•
	•
	•
	00000001 = Interrupt 1 will initiate a DMA transfer 00000000 = Interrupt 0 will initiate a DMA transfer
bit 7	CFORCE: DMA Forced Transfer bit
	 1 = A DMA transfer is forced to begin when this bit is written to a '1' 0 = This bit always reads '0'
bit 6	CABORT: DMA Abort Transfer bit
	 1 = A DMA transfer is aborted when this bit is written to a '1' 0 = This bit always reads '0'
bit 5	PATEN: Channel Pattern Match Abort Enable bit
	 1 = Abort transfer and clear CHEN on pattern match 0 = Pattern match is disabled
bit 4	SIRQEN: Channel Start IRQ Enable bit
	 1 = Start channel cell transfer if an interrupt matching CHSIRQ occurs 0 = Interrupt number CHSIRQ is ignored and does not start a transfer
bit 3	AIRQEN: Channel Abort IRQ Enable bit
	1 = Channel transfer is aborted if an interrupt matching CHAIRQ occurs
	0 = Interrupt number CHAIRQ is ignored and does not terminate a transfer
bit 2-0	Unimplemented: Read as '0'

Note 1: See Table 7-1: "Interrupt IRQ, Vector and Bit Location" for the list of available interrupt IRQ sources.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	_	—	—	_	_
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	_	—	—	_	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF

REGISTER 10-9: DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER

Legend:

0				
R = Readable bit	W = Writable bit	it U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-24 Unimplemented: Read as '0'

bit 23	CHSDIE: Channel Source Done Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 22	CHSHIE: Channel Source Half Empty Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 21	CHDDIE: Channel Destination Done Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 20	CHDHIE: Channel Destination Half Full Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 19	CHBCIE: Channel Block Transfer Complete Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 18	CHCCIE: Channel Cell Transfer Complete Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 17	CHTAIE: Channel Transfer Abort Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 16	CHERIE: Channel Address Error Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 15-8	Unimplemented: Read as '0'
bit 7	CHSDIF: Channel Source Done Interrupt Flag bit
	1 = Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)
	0 = No interrupt is pending
bit 6	CHSHIF: Channel Source Half Empty Interrupt Flag bit
	1 = Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)
	0 = No interrupt is pending

REGISTER 10-9: DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER (CONTINUED)

- bit 5 **CHDDIF:** Channel Destination Done Interrupt Flag bit
 - 1 = Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)
 - 0 = No interrupt is pending
- bit 4 CHDHIF: Channel Destination Half Full Interrupt Flag bit
 - 1 = Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)
 0 = No interrupt is pending

bit 3 CHBCIF: Channel Block Transfer Complete Interrupt Flag bit

- 1 = A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred), or a pattern match event occurs
- 0 = No interrupt is pending

bit 2 CHCCIF: Channel Cell Transfer Complete Interrupt Flag bit

- 1 = A cell transfer has been completed (CHCSIZ bytes have been transferred)
- 0 = No interrupt is pending
- bit 1 CHTAIF: Channel Transfer Abort Interrupt Flag bit
 - 1 = An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted
 - 0 = No interrupt is pending

bit 0 CHERIF: Channel Address Error Interrupt Flag bit

- 1 = A channel address error has been detected (either the source or the destination address is invalid)
- 0 = No interrupt is pending

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04-04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24				CHSSA<	31:24>				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	CHSSA<23:16>								
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	CHSSA<15:8>								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				CHSSA	<7:0>				

REGISTER 10-10: DCHxSSA: DMA CHANNEL 'x' SOURCE START ADDRESS REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CHSSA<31:0> Channel Source Start Address bits Channel source start address. Note: This must be the physical address of the source.

REGISTER 10-11: DCHxDSA: DMA CHANNEL 'x' DESTINATION START ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24				CHDSA<	31:24>				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	CHDSA<23:16>								
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	CHDSA<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0				CHDSA	<7:0>				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CHDSA<31:0>: Channel Destination Start Address bits Channel destination start address.

Note: This must be the physical address of the destination.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24			_		_			—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		_	_	_	_		_	—
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				CHSSIZ	<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CHSSIZ	<7:0>			

REGISTER 10-12: DCHxSSIZ: DMA CHANNEL 'x' SOURCE SIZE REGISTER

Legend:

3			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSSIZ<15:0>: Channel Source Size bits

1111111111111111 = 65,535 byte source size

REGISTER 10-13: DCHxDSIZ: DMA CHANNEL 'x' DESTINATION SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	—	_	_	_	—	_	—	—		
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	—	_	_		—			—		
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	CHDSIZ<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	CHDSIZ<7:0>									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16	Unimplemented: Read as '0'
-----------	----------------------------

REGISTER 10-14: DCHxSPTR: DMA CHANNEL 'x' SOURCE POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24		—	_		_	_			
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10		—	_	_	_	_	—	—	
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
15:8	CHSPTR<15:8>								
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
				CHSPTF	R<7:0>				

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSPTR<15:0>: Channel Source Pointer bits

111111111111111 = Points to byte 65,535 of the source

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

Bit Bit Bit Bit Bit Bit Bit Bit Bit Range 31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 25/17/9/1 24/16/8/0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 31:24 ____ ___ ____ ____ ____ ____ U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 23:16 R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 15:8 CHDPTR<15:8> R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 7:0 CHDPTR<7:0>

REGISTER 10-15: DCHxDPTR: DMA CHANNEL 'x' DESTINATION POINTER REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHDPTR<15:0>: Channel Destination Pointer bits

111111111111111 = Points to byte 65,535 of the destination

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	—	—	—	—	—	—		—	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	—	—	—	—	—	—		—	
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	CHCSIZ<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	CHCSIZ<7:0>								

REGISTER 10-16: DCHxCSIZ: DMA CHANNEL 'x' CELL-SIZE REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHCSIZ<15:0>: Channel Cell-Size bits

111111111111111 = 65,535 bytes transferred on an event

REGISTER 10-17: DCHxCPTR: DMA CHANNEL 'x' CELL POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	—	—	—	—	—	—	—	—	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	—	—	—	—	—	—	—	—	
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
15:8 CHCPTR<15:8>									
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
7:0	CHCPTR<7:0>								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bi	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

REGISTER 10-18: DCHxDAT: DMA CHANNEL 'x' PATTERN DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	—	-	-	—	—	_	—	—		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—				—		—	—		
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
15:8	—	_	_	_	—	_	—	—		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	CHPDAT<7:0>									

Legend:

5					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **CHPDAT<7:0>:** Channel Data Register bits <u>Pattern Terminate mode:</u> Data to be matched must be stored in this register to allow terminate on match.

> All other modes: Unused.

11.0 USB ON-THE-GO (OTG)

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 27. "USB On-The-Go (OTG)" (DS60001126) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 full-speed and low-speed embedded Host, full-speed Device or OTG implementation with a minimum of external components. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCI or OHCI controller.

The USB module consists of the clock generator, the USB voltage comparators, the transceiver, the Serial Interface Engine (SIE), a dedicated USB DMA controller, pull-up and pull-down resistors, and the register interface. A block diagram of the PIC32 USB OTG module is presented in Figure 11-1.

The clock generator provides the 48 MHz clock required for USB full-speed and low-speed communication. The voltage comparators monitor the voltage on the VBUS pin to determine the state of the bus. The transceiver provides the analog translation between the USB bus and the digital logic. The SIE is a state machine that transfers data to and from the endpoint buffers and generates the hardware protocol for data transfers. The USB DMA controller transfers data between the data buffers in RAM and the SIE. The integrated pull-up and pull-down resistors eliminate the need for external signaling components. The register interface allows the CPU to configure and communicate with the module.

The USB module includes the following features:

- USB Full-speed support for host and device
- Low-speed host support
- USB OTG support
- Integrated signaling resistors
- Integrated analog comparators for VBUS monitoring
- Integrated USB transceiver
- Transaction handshaking performed by hardware
- Endpoint buffering anywhere in system RAM
- Integrated DMA to access system RAM and Flash
- The implementation and use of the USB Note: specifications, as well as other third party may specifications or technologies, require licensing; including, but not limited to, USB Implementers Forum, Inc. (also referred to as USB-IF). The user is fully responsible for investigating and satisfying any applicable licensing obligations.



11.1 **Control Registers**

TABLE 11-1: USB REGISTER MAP

SS											Bits								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5040	U1OTGIR ⁽²⁾	31:16 15:0		_		_	_				— IDIF	— T1MSECIF	— LSTATEIF	— ACTVIF	— SESVDIF	— SESENDIF	_	— VBUSVDIF	0000
5050	U1OTGIE	31:16	_	_	_	_	_	—	_	_	—	_	_	—	_	_	—	_	0000
		15:0 31:16	_	_	_	_	_			_	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE		VBUSVDIE	0000
5060	U1OTGSTAT ⁽³⁾	15:0	—	_	_	_	_			_	ID	—	LSTATE	—	SESVD	SESEND	—	VBUSVD	0000
5070	U10TGCON	31:16 15:0	_	_	_	_	_				— DPPULUP	— DMPULUP	— DPPULDWN	— DMPULDWN		— OTGEN			0000
5080	U1PWRC	31:16 15:0						_			— UACTPND ⁽⁴⁾	_	_	— USLPGRD	— USBBUSY		— USUSPEND	— USBPWR	0000
		31:16	_				_	_	_	_	—	_	_	-	—	_		_	0000
5200	U1IR ⁽²⁾	15:0	—	-	—	—	—	—	—	—	STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF DETACHIF	0000
		31:16	_	_	_	_		—		_	—	—	_	_	_	_	—	_	0000
5210	U1IE	15:0	—	-	—	—	_	—	_	—	STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE DETACHIE	0000
		31:16	_	—	_	_		—	_		—	—	—	—	_	_	—	_	0000
5220	U1EIR ⁽²⁾	15:0	_	_	_	_	_	—		_	BTSEF	BMXEF	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF EOFEF	PIDEF	0000
		31:16	_	—	_	_	_	—	_	-	—	_	—	—	—	—	—	_	0000
5230	U1EIE	15:0	—	—	—	—	_	—	-		BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE EOFEE	PIDEE	0000
5240	U1STAT ⁽³⁾	31:16	—	—	—	—	—	—	—	_	—	—		—	—	—	—	—	0000
		15:0 31:16	_					_		_		ENDPT	<3:0> ⁽⁴⁾	_	DIR	PPBI			0000
5250	U1CON	15:0	_	_	_			_			JSTATE ⁽⁴⁾	SE0 ⁽⁴⁾	PKTDIS TOKBUSY	USBRST	HOSTEN	RESUME	PPBRST	USBEN	0000
		31:16	_	_	_	_	_	_	_	_	_	_	-	_		_	_		0000
5260	U1ADDR	15:0	_	_	_	_		—		_	LSPDEN			DE	VADDR<6:0)>			0000
5270	U1BDTP1	31:16	-	-	_	_	_	_	—	_	—	_	—	—	_	_	—	_	0000
Legen		15:0	—	— set: — = uni	—	—	_		_				BD)TPTRL<7:1>				—	0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

All registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 12.1.1 "CLR, SET and INV Registers" for Note 1: more information.

2:

This register does not have associated SET and INV registers. This register does not have associated CLR, SET and INV registers. 3:

4: Reset value for this bit is undefined.

TABLE 11-1: USB REGISTER MAP (CONTINUED)

ess											Bits								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5280	U1FRML ⁽³⁾	31:16		—	—	—	—	—	—	—	_	—	_	—	—	—	—	—	0000
5200	OTTINIE	15:0	_		—	_		_	_	—				FRML<	7:0>	-	-		0000
5290	U1FRMH ⁽³⁾	31:16	_		—	_		_	_	—	_	_	_	_	—		—	-	0000
5250	OTTRIVIT	15:0	—	—	—	—	—	_	—	—	—	—	—	—	—		FRMH<2:0>	>	0000
52A0	U1TOK	31:16	—		—			_	_	—	—	—	—	—	—	—	_	—	0000
52A0	onok	15:0	_		—	_		_	_	—		PID<	<3:0>			EP	<3:0>		0000
52B0	U1SOF	31:16	_	_	_	_	_	—	—	—	_	—	_	—	_	_	_	-	0000
52DU	0130F	15:0	_	-	-	_	_	_	_	_				CNT<7	7:0>				0000
52C0	U1BDTP2	31:16	_		_	_	-			_	—	—	—	—	_	-	_	—	0000
5200	UIBDIP2	15:0	_	-	-	_	_	_	_	_				BDTPTRI	H<7:0>				0000
5200		31:16	_	-	-	_	_	_	_	_	_	_	_	—	-	_	_	-	0000
52D0	U1BDTP3	15:0	—	_	_	_	_	_	_	—				BDTPTRU	J<7:0>				0000
5250	U1CNFG1	31:16	_	-	-	_	_	_	_	_	_	_	_	—	-	_	_	-	0000
52E0	UTCNEGT	15:0	_	-	-	-	_	_	_	_	UTEYE	UOEMON	_	USBSIDL	-	-	_	UASUSPND	0001
5200		31:16	—	_	_	_	_	_	_	—	_	_	—	—	_	_	—	_	0000
5300	U1EP0	15:0	_	-	-	-	_	_	_	_	LSPD	RETRYDIS	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5040		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5310	U1EP1	15:0	_	_	_	_		_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5000		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5320	U1EP2	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5000		31:16	_	_	_	_	_		_	_	-	_	_		_	—	—	-	0000
5330	U1EP3	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5040	U1EP4	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5340	UTEP4	15:0	—	_	_	_	_	_	_	—	_	_	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5250		31:16	_	-	-	_	_	_	_	_	_	_	_	—	-	_	_	-	0000
5350	U1EP5	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5000		31:16	_	_	_	_	_		_	_	-	_	_		_	—	—	-	0000
5360	U1EP6	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5070		31:16	_	—	_	—	—	_	_	_	_	_	_	—	_	—	—	_	0000
5370	U1EP7	15:0	_	—	_	—	—	_	_	—	_	-	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5000		31:16	—	_	_	_	_		_	_	_	_	_	—	_	—	—	_	0000
5380	U1EP8	15:0	_	_	_	—	_	_	—	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5000		31:16	_	_	_	—	_	_	_	_	_	_	_	—	—	—	—	—	0000
5390	U1EP9	15:0	_	_	_	—	_	_	_	_	_	_	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
Logon					implemente	d read as '		alues are sh											•

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: This register does not have associated SET and INV registers.

3: This register does not have associated CLR, SET and INV registers.

4: Reset value for this bit is undefined.

TABLE 11-1: USB REGISTER MAP (CONTINUED)

ess		Bits																	
Virtual Addres (BF88_#) Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets	
53A0	U1EP10	31:16	—	—	-	-	—	-	—	—	_	—	-	—	-	-	-	—	0000
3370	UTEL 10	15:0	—	—	—	—	—	-	—	_	_	_	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53B0	U1EP11	31:16	—	—		_	—	-	—	—	—	—		—	_	-	-	—	0000
5560	UIEFII	15:0	-	_			_			—	—	_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53C0	U1EP12	31:16	-	_			_		_	—	—	_		—				_	0000
5500	UIEFIZ	15:0	Ι	_	-	-	—	-	_	—	—	_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5000		31:16		_	_	—	_	_		_	—	—	_	—	—	_	_	_	0000
53D0	U1EP13	15:0	Ι	-	_	_	_	_		_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5050		31:16		_	_	_	_	_		_	_	_	_	_	_	_	_	_	0000
53E0	U1EP14	15:0	_	_			_		_	_	_	_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5250	U1EP15	31:16	_	_	—	_	_	_	_	—	_	_	_	-	_	_	_	—	0000
53F0	UIEP15	15:0	—	_	—	_	_	_		_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 12.1.1 "CLR, SET and INV Registers" for Note 1: more information.

This register does not have associated SET and INV registers. 2:

3: This register does not have associated CLR, SET and INV registers.

Reset value for this bit is undefined. 4:

REGISTER 11-1: U1OTGIR: USB OTG INTERRUPT STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_		_	—	—		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10					—	_		—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	-	—	—	_	—	—	-	—
7:0	R/WC-0, HS	U-0	R/WC-0, HS					
7.0	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF		VBUSVDIF

Legend:	WC = Write '1' to clear	clear HS = Hardware Settable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is un	nknown		

bit 31-8 Unimplemented: Read as '0'

- bit 7 IDIF: ID State Change Indicator bit
 - 1 = Change in ID state detected
 - 0 = No change in ID state detected

bit 6 T1MSECIF: 1 Millisecond Timer bit

- 1 = 1 millisecond timer has expired
- 0 = 1 millisecond timer has not expired
- bit 5 LSTATEIF: Line State Stable Indicator bit
 - 1 = USB line state has been stable for 1 ms, but different from last time
 - 0 = USB line state has not been stable for 1 ms

bit 4 ACTVIF: Bus Activity Indicator bit

- 1 = Activity on the D+, D-, ID or VBUS pins has caused the device to wake-up
- 0 = Activity has not been detected
- bit 3 SESVDIF: Session Valid Change Indicator bit
 - 1 = VBUS voltage has dropped below the session end level
 - 0 = VBUS voltage has not dropped below the session end level

bit 2 SESENDIF: B-Device VBUS Change Indicator bit

- 1 = A change on the session end input was detected
- 0 = No change on the session end input was detected

bit 1 Unimplemented: Read as '0'

- bit 0 VBUSVDIF: A-Device VBUS Change Indicator bit
 - 1 = Change on the session valid input detected
 - 0 = No change on the session valid input detected

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—				—		—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		_				_		_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0		_				_		_
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
7.0	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE		VBUSVDIE

REGISTER 11-2: U10TGIE: USB OTG INTERRUPT ENABLE REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-8 Unimplemented: Read as '0'

- bit 7 IDIE: ID Interrupt Enable bit
 - 1 = ID interrupt enabled
 - 0 = ID interrupt disabled
- bit 6 T1MSECIE: 1 Millisecond Timer Interrupt Enable bit
 - 1 = 1 millisecond timer interrupt enabled
 - 0 = 1 millisecond timer interrupt disabled
- bit 5 LSTATEIE: Line State Interrupt Enable bit
 - 1 = Line state interrupt enabled
 - 0 = Line state interrupt disabled
- bit 4 ACTVIE: Bus ACTIVITY Interrupt Enable bit
 - 1 = ACTIVITY interrupt enabled
 - 0 = ACTIVITY interrupt disabled
- bit 3 SESVDIE: Session Valid Interrupt Enable bit
 - 1 = Session valid interrupt enabled
 - 0 = Session valid interrupt disabled
- bit 2 SESENDIE: B-Session End Interrupt Enable bit
 - 1 = B-session end interrupt enabled
 - 0 = B-session end interrupt disabled
- bit 1 Unimplemented: Read as '0'
- bit 0 **VBUSVDIE:** A-VBUS Valid Interrupt Enable bit
 - 1 = A-VBUS valid interrupt enabled
 - 0 = A-VBUS valid interrupt disabled

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
31.24	-	—	_	-	_	_	-	—					
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
23.10	-	—	_	-	_	_	-	—					
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
15.6		_						—					
7:0	R-0	U-0	R-0	U-0	R-0	R-0	U-0	R-0					
7.0	ID	—	LSTATE		SESVD	SESEND		VBUSVD					

REGISTER 11-3: U10TGSTAT: USB OTG STATUS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-8 Unimplemented: Read as '0'

- bit 7 ID: ID Pin State Indicator bit
 - 1 = No cable is attached or a "type B" cable has been inserted into the USB receptacle
 - 0 = A "type A" OTG cable has been inserted into the USB receptacle
- bit 6 Unimplemented: Read as '0'
- bit 5 LSTATE: Line State Stable Indicator bit
 - 1 = USB line state (SE0 (U1CON<6> and JSTATE (U1CON<7>) has been stable for the previous 1 ms
 - 0 = USB line state (SE0 (U1CON<6> and JSTATE (U1CON<7>) has not been stable for the previous 1 ms

bit 4 Unimplemented: Read as '0'

- bit 3 SESVD: Session Valid Indicator bit
 - 1 = VBUS voltage is above Session Valid on the A or B device
 - 0 = VBUS voltage is below Session Valid on the A or B device
- bit 2 SESEND: B-Device Session End Indicator bit
 - 1 = VBUS voltage is below Session Valid on the B device
 - 0 = VBUS voltage is above Session Valid on the B device

bit 1 Unimplemented: Read as '0'

- bit 0 VBUSVD: A-Device VBUS Valid Indicator bit
 - 1 = VBUS voltage is above Session Valid on the A device
 - 0 = VBUS voltage is below Session Valid on the A device

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24				_			_	_
22.10	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16				_			-	
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8				_			-	
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	VBUSON	OTGEN	VBUSCHG	VBUSDIS

REGISTER 11-4: U10TGCON: USB OTG CONTROL REGISTER

Legend:

bit 7

•			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

DPPULUP: D+ Pull-Up Enable bit 1 = D+ data line pull-up resistor is enabled 0 = D+ data line pull-up resistor is disabled

bit 6 **DMPULUP:** D- Pull-Up Enable bit

- 1 = D- data line pull-up resistor is enabled
 0 = D- data line pull-up resistor is disabled
- bit 5 **DPPULDWN:** D+ Pull-Down Enable bit
 - 1 = D+ data line pull-down resistor is enabled
 - 0 = D+ data line pull-down resistor is disabled

bit 4 DMPULDWN: D- Pull-Down Enable bit

- 1 = D- data line pull-down resistor is enabled
- 0 = D- data line pull-down resistor is disabled

bit 3 VBUSON: VBUS Power-on bit

- 1 = VBUS line is powered
- 0 = VBUS line is not powered
- bit 2 **OTGEN:** OTG Functionality Enable bit
 - 1 = DPPULUP, DMPULUP, DPPULDWN and DMPULDWN bits are under software control
 - 0 = DPPULUP, DMPULUP, DPPULDWN and DMPULDWN bits are under USB hardware control

bit 1 VBUSCHG: VBUS Charge Enable bit

- 1 = VBUS line is charged through a pull-up resistor
- 0 = VBUS line is not charged through a resistor

bit 0 VBUSDIS: VBUS Discharge Enable bit

- 1 = VBUS line is discharged through a pull-down resistor
- 0 = VBUS line is not discharged through a resistor

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_		_			—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	-	_	_		_	—	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	-	_	_		_	—	_
7:0	R-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
	UACTPND	_		USLPGRD	USBBUSY		USUSPEND	USBPWR

REGISTER 11-5: U1PWRC: USB POWER CONTROL REGISTER

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 UACTPND: USB Activity Pending bit
 - 1 = USB bus activity has been detected; but an interrupt is pending, it has not been generated yet
 - 0 = An interrupt is not pending

bit 6-5 Unimplemented: Read as '0'

- bit 4 USLPGRD: USB Sleep Entry Guard bit
 - 1 = Sleep entry is blocked if USB bus activity is detected or if a notification is pending
 - 0 = USB module does not block Sleep entry

bit 3 USBBUSY: USB Module Busy bit

- 1 = USB module is active or disabled, but not ready to be enabled
- 0 = USB module is not active and is ready to be enabled
 - **Note:** When USBPWR = 0 and USBBUSY = 1, status from all other registers is invalid and writes to all USB module registers produce undefined results.

bit 2 Unimplemented: Read as '0'

bit 1 USUSPEND: USB Suspend Mode bit

- 1 = USB module is placed in Suspend mode
 - (The 48 MHz USB clock will be gated off. The transceiver is placed in a low-power state.)
- 0 = USB module operates normally
- bit 0 USBPWR: USB Operation Enable bit
 - 1 = USB module is turned on
 - 0 = USB module is disabled

(Outputs held inactive, device pins not used by USB, analog features are shut down to reduce power consumption.)

-		-					
Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_		_	—	_	—
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_		_	—	_	—
R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R-0	R/WC-0, HS
STALLIF	LLIF ATTACHIF ⁽¹⁾ RE		IDLEIF	TRNIF ⁽³⁾	SOFIF	UERRIF ⁽⁴⁾	URSTIF ⁽⁵⁾
		RESUMEIR"					DETACHIF ⁽⁶⁾
	31/23/15/7 U-0 U-0 U-0 U-0 C-0 R/WC-0, HS	31/23/15/7 30/22/14/6 U-0 U-0 — — U-0 U-0 R/WC-0, HS R/WC-0, HS	31/23/15/7 30/22/14/6 29/21/13/5 U-0 U-0 U-0 — — — R/WC-0, HS R/WC-0, HS R/WC-0, HS	31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 U-0 U-0 U-0 U-0 — — — — U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — U-0 U-0 U-0 U-0 — — — — U-0 U-0 U-0 U-0 — — — — R/WC-0, HS R/WC-0, HS R/WC-0, HS R/WC-0, HS	31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/WC-0, HS R/WC-0, HS R/WC-0, HS R/WC-0, HS R/WC-0, HS R/WC-0, HS	31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/WC-0, HS R/WC-0, HS R/WC-0, HS R/WC-0, HS R/WC-0, HS	31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 25/17/9/1 U-0 U-0

REGISTER 11-6: U1IR: USB INTERRUPT REGISTER

Legend:	WC = Write '1' to clear	HS = Hardware Settable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	0' = Bit is cleared $x = Bit is unknown$

bit 31-8 Unimplemented: Read as '0'

- bit 7 **STALLIF:** STALL Handshake Interrupt bit
 - 1 = In Host mode a STALL handshake was received during the handshake phase of the transaction. In Device mode, a STALL handshake was transmitted during the handshake phase of the transaction.
 - 0 = STALL handshake has not been sent
- bit 6 ATTACHIF: Peripheral Attach Interrupt bit⁽¹⁾
 - 1 = Peripheral attachment was detected by the USB module
 - 0 = Peripheral attachment was not detected
- bit 5 **RESUMEIF:** Resume Interrupt bit⁽²⁾
 - 1 =K-State is observed on the D+ or D- pin for 2.5 μ s
 - 0 =K-State is not observed
- bit 4 **IDLEIF:** Idle Detect Interrupt bit
 - 1 = Idle condition detected (constant Idle state of 3 ms or more)
 - 0 = No Idle condition detected
- bit 3 **TRNIF:** Token Processing Complete Interrupt bit⁽³⁾
 - 1 = Processing of current token is complete; a read of the U1STAT register will provide endpoint information
 - 0 = Processing of current token not complete
- bit 2 SOFIF: SOF Token Interrupt bit
 - 1 = SOF token received by the peripheral or the SOF threshold reached by the host
 - 0 = SOF token was not received nor threshold reached
- bit 1 UERRIF: USB Error Condition Interrupt bit⁽⁴⁾
 - 1 = Unmasked error condition has occurred
 - 0 = Unmasked error condition has not occurred
- bit 0 URSTIF: USB Reset Interrupt bit (Device mode)⁽⁵⁾
 - 1 = Valid USB Reset has occurred
 - 0 = No USB Reset has occurred
 - DETACHIF: USB Detach Interrupt bit (Host mode)(6)
 - 1 = Peripheral detachment was detected by the USB module
 - 0 = Peripheral detachment was not detected
- **Note 1:** This bit is only valid if the HOSTEN bit is set (see Register 11-11), there is no activity on the USB for 2.5 μs, and the current bus state is not SE0.
 - **2:** When not in Suspend mode, this interrupt should be disabled.
 - 3: Clearing this bit will cause the STAT FIFO to advance.
 - 4: Only error conditions enabled through the U1EIE register will set this bit.
 - 5: Device mode.
 - 6: Host mode.

REGISTER 11-7: U1IE: USB INTERRUPT ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0						
31:24	—	—	—	—	_	—	_	
22.16	U-0	U-0						
23:16	—	—	—	—	_	—	_	
15:8	U-0	U-0						
15:8	—	—	—	—	_	—	_	
	R/W-0	R/W-0						
7:0	OTALLIE		RESUMEIE		TRNIE	IE SOFIE	UERRIE ⁽¹⁾	URSTIE ⁽²⁾
	STALLIE	ATTACHIE	RESUMEIE	IDLEIE		SOFIE	UERRIE'	DETACHIE ⁽³⁾

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

	•·····
bit 7	STALLIE: STALL Handshake Interrupt Enable bit
	1 = STALL interrupt is enabled
	0 = STALL interrupt is disabled
bit 6	ATTACHIE: ATTACH Interrupt Enable bit
	1 = ATTACH interrupt is enabled
	0 = ATTACH interrupt is disabled
bit 5	RESUMEIE: RESUME Interrupt Enable bit
	1 = RESUME interrupt is enabled
	0 = RESUME interrupt is disabled
bit 4	IDLEIE: Idle Detect Interrupt Enable bit
	1 = Idle interrupt is enabled
	0 = Idle interrupt is disabled
bit 3	TRNIE: Token Processing Complete Interrupt Enable bit
	1 = TRNIF interrupt is enabled
	0 = TRNIF interrupt is disabled
bit 2	SOFIE: SOF Token Interrupt Enable bit
	1 = SOFIF interrupt is enabled
	0 = SOFIF interrupt is disabled
bit 1	UERRIE: USB Error Interrupt Enable bit ⁽¹⁾
	1 = USB Error interrupt is enabled
	0 = USB Error interrupt is disabled
bit 0	URSTIE: USB Reset Interrupt Enable bit ⁽²⁾
	1 = URSTIF interrupt is enabled
	0 = URSTIF interrupt is disabled
	DETACHIE: USB Detach Interrupt Enable bit ⁽³⁾
	1 = DATTCHIF interrupt is enabled
	0 = DATTCHIF interrupt is disabled

Note 1: For an interrupt to propagate USBIF, the UERRIE bit (U1IE<1>) must be set.

- 2: Device mode.
- 3: Host mode.
| Bit
Range | Bit
31/23/15/7 | Bit
30/22/14/6 | Bit
29/21/13/5 | Bit
28/20/12/4 | Bit
27/19/11/3 | Bit
26/18/10/2 | Bit
25/17/9/1 | Bit
24/16/8/0 | | |
|--------------|-------------------|-------------------|----------------------|----------------------|-------------------|-------------------|------------------------|------------------|--|--|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
| 31.24 | | | — | | — | — | — | — | | |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
| 23.10 | | | — | | — | — | — | — | | |
| 15:8 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
| 15.0 | _ | _ | — | _ | _ | | — | _ | | |
| | R/WC-0, HS | R/WC-0, HS | R/WC-0, HS | R/WC-0, HS | R/WC-0, HS | R/WC-0, HS | R/WC-0, HS | R/WC-0, HS | | |
| 7:0 | BTSEF | BMXEF | DMAEF ⁽¹⁾ | BTOEF ⁽²⁾ | DFN8EF | CRC16EF | CRC5EF ⁽⁴⁾ | PIDEF | | |
| | DIGLI | DIVIALI | | DIOLIN | | ONCIULI | EOFEF ^(3,5) | TIDLI | | |

REGISTER 11-8: U1EIR: USB ERROR INTERRUPT STATUS REGISTER

Legend:	WC = Write '1' to clear	Write '1' to clear HS = Hardware Settable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	0' = Bit is cleared $x = Bit is unknown$	

- bit 31-8 Unimplemented: Read as '0'
 bit 7 BTSEF: Bit Stuff Error Flag bit 1 = Packet is rejected due to bit stuff error 0 = Packet is accepted
 bit 6 BMXEF: Bus Matrix Error Flag bit 1 = Invalid base address of the BDT, or the address of an individual buffer pointed to by a BDT entry 0 = No address error
 bit 5 DMAEF: DMA Error Flag bit⁽¹⁾ 1 = USB DMA error condition detected 0 = No DMA error
- bit 4 **BTOEF:** Bus Turnaround Time-Out Error Flag bit⁽²⁾ 1 = Bus turnaround time-out has occurred
 - 0 = No bus turnaround time-out
- bit 3 DFN8EF: Data Field Size Error Flag bit
 1 = Data field received is not an integral number of bytes
 0 = Data field received is an integral number of bytes
- bit 2 CRC16EF: CRC16 Failure Flag bit
 - 1 = Data packet is rejected due to CRC16 error
 0 = Data packet is accepted
- bit 1 CRC5EF: CRC5 Host Error Flag bit⁽⁴⁾ 1 = Token packet is rejected due to CRC5 error 0 = Token packet is accepted EOFEF: EOF Error Flag bit^(3,5) 1 = EOF error condition is detected
 - 0 = No EOF error condition
- bit 0 PIDEF: PID Check Failure Flag bit
 - 1 = PID check is failed
 - 0 = PID check is passed
- **Note 1:** This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
 - 2: This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP) has elapsed.
 - **3:** This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
 - 4: Device mode.
 - 5: Host mode.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0							
31:24		_	_	_	—	—	_	—	
22.10	U-0	U-0							
23:16	_	_	_	_	_	—	_	—	
15:8	U-0	U-0							
10.0		_	_	_	—	—	_	—	
	R/W-0	R/W-0							
7:0	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE ⁽¹⁾		
	DISEE	DIVIXEE	DIVIAEE	DIVEE	DENGEE	URUIDEE	EOFEE ⁽²⁾	PIDEE	

REGISTER 11-9: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER

Legend:

5			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8	Unimplemented: Read as '0'
bit 7	BTSEE: Bit Stuff Error Interrupt Enable bit
	1 = BTSEF interrupt is enabled0 = BTSEF interrupt is disabled
bit 6	BMXEE: Bus Matrix Error Interrupt Enable bit
	1 = BMXEF interrupt is enabled
	0 = BMXEF interrupt is disabled
bit 5	DMAEE: DMA Error Interrupt Enable bit
	1 = DMAEF interrupt is enabled0 = DMAEF interrupt is disabled
bit 4	BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit
	1 = BTOEF interrupt is enabled

- 0 = BTOEF interrupt is disabled
- bit 3 DFN8EE: Data Field Size Error Interrupt Enable bit
 - 1 = DFN8EF interrupt is enabled
 - 0 = DFN8EF interrupt is disabled
- bit 2 CRC16EE: CRC16 Failure Interrupt Enable bit
 - 1 = CRC16EF interrupt is enabled
 - 0 = CRC16EF interrupt is disabled
- CRC5EE: CRC5 Host Error Interrupt Enable bit⁽¹⁾ bit 1
 - 1 = CRC5EF interrupt is enabled
 - 0 = CRC5EF interrupt is disabled
 - EOFEE: EOF Error Interrupt Enable bit⁽²⁾
 - 1 = EOF interrupt is enabled
 - 0 = EOF interrupt is disabled
- bit 0 PIDEE: PID Check Failure Interrupt Enable bit
 - 1 = PIDEF interrupt is enabled
 - 0 = PIDEF interrupt is disabled
- Note 1: Device mode.
 - 2: Host mode.

Note: For an interrupt to propagate USBIF, the UERRIE bit (U1IE<1>) must be set.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_		—	—			
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-	_	—	—	—	-	_	-
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	-	_	—	—	—	-	_	-
7:0	R-x	R-x	R-x	R-x	R-x	R-x	U-0	U-0
		ENDP	Г<3:0>		DIR	PPBI	_	_

REGISTER 11-10: U1STAT: USB STATUS REGISTER

Legend:

3			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31-8 Unimplemented: Read as '0'
- bit 7-4 **ENDPT<3:0>:** Encoded Number of Last Endpoint Activity bits (Represents the number of the BDT, updated by the last USB transfer.)
 - 1111 = Endpoint 15 1110 = Endpoint 14 •
 - 0001 = Endpoint 1
 - 0000 = Endpoint 0
- bit 3 DIR: Last Buffer Descriptor Direction Indicator bit
 - 1 = Last transaction was a transmit transfer (TX)
 - 0 = Last transaction was a receive transfer (RX)
- bit 2 **PPBI:** Ping-Pong Buffer Descriptor Pointer Indicator bit
 - 1 = The last transaction was to the Odd buffer descriptor bank
 - 0 = The last transaction was to the Even buffer descriptor bank
- bit 1-0 Unimplemented: Read as '0'

Note: The U1STAT register is a window into a 4-byte FIFO maintained by the USB module. U1STAT value is only valid when U1IR<TRNIF> is active. Clearing the U1IR<TRNIF> bit advances the FIFO. Data in register is invalid when U1IR<TRNIF> = 0.

REGISTER 11-11: U1CON: USB CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24			—	—			—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	-	_	—	—	_	-	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6			—	—			—	—
	R-x	R-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	JSTATE	SE0	PKTDIS ⁽⁴⁾	USBRST	HOSTEN ⁽²⁾	RESUME ⁽³⁾	PPBRST	USBEN ⁽⁴⁾
	JUNE	320	TOKBUSY ^(1,5)	030631	TIOSTEIN'	KESUME"	FFDKOI	SOFEN ⁽⁵⁾

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 **JSTATE:** Live Differential Receiver JSTATE flag bit 1 = JSTATE was detected on the USB
 - 0 = JSTATE was not detected
- bit 6 SE0: Live Single-Ended Zero flag bit
 1 = Single-ended zero was detected on the USB
 0 = Single-ended zero was not detected
- bit 5 **PKTDIS:** Packet Transfer Disable bit⁽⁴⁾
 - 1 = Token and packet processing disabled (set upon SETUP token received)
 - 0 = Token and packet processing enabled

TOKBUSY: Token Busy Indicator bit^(1,5)

- 1 = Token being executed by the USB module
- 0 = No token being executed
- bit 4 USBRST: Module Reset bit⁽⁵⁾
 - 1 = USB reset is generated
 - 0 = USB reset is terminated

bit 3 HOSTEN: Host Mode Enable bit⁽²⁾

- 1 = USB host capability is enabled
- 0 = USB host capability is disabled
- bit 2 **RESUME:** RESUME Signaling Enable bit⁽³⁾
 - 1 = RESUME signaling is activated
 - 0 = RESUME signaling is disabled
- **Note 1:** Software is required to check this bit before issuing another token command to the U1TOK register (see Register 11-15).
 - 2: All host control logic is reset any time that the value of this bit is toggled.
 - 3: Software must set RESUME for 10 ms in Device mode, or for 25 ms in Host mode, and then clear it to enable remote wake-up. In Host mode, the USB module will append a low-speed EOP to the RESUME signaling when this bit is cleared.
 - 4: Device mode.
 - 5: Host mode.

REGISTER 11-11: U1CON: USB CONTROL REGISTER (CONTINUED)

- bit 1 **PPBRST:** Ping-Pong Buffers Reset bit
 - 1 = Reset all Even/Odd buffer pointers to the Even buffer descriptor banks
 - 0 = Even/Odd buffer pointers are not reset
- bit 0 USBEN: USB Module Enable bit⁽⁴⁾
 - 1 = USB module and supporting circuitry is enabled
 - 0 = USB module and supporting circuitry is disabled

SOFEN: SOF Enable bit⁽⁵⁾

- 1 = SOF token is sent every 1 ms
- 0 = SOF token is disabled
- **Note 1:** Software is required to check this bit before issuing another token command to the U1TOK register (see Register 11-15).
 - 2: All host control logic is reset any time that the value of this bit is toggled.
 - **3:** Software must set RESUME for 10 ms in Device mode, or for 25 ms in Host mode, and then clear it to enable remote wake-up. In Host mode, the USB module will append a low-speed EOP to the RESUME signaling when this bit is cleared.
 - 4: Device mode.
 - 5: Host mode.

REGISTER 11-12: U1ADDR: USB ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24	_	_	-		_	-		—
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		-						—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	—	_			_			—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	LSPDEN			D	EVADDR<6:0	>		

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-8 Unimplemented: Read as '0'

- bit 7 **LSPDEN:** Low-Speed Enable Indicator bit
 - 1 = Next token command to be executed at low-speed
 - 0 = Next token command to be executed at full-speed
- bit 6-0 DEVADDR<6:0>: 7-bit USB Device Address bits

REGISTER 11-13: U1FRML: USB FRAME NUMBER LOW REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-	-		—				-
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-	-		—				-
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	—	—	-	_		_
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				FRML	.<7:0>			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **FRML<7:0>:** 11-bit Frame Number Lower bits The register bits are updated with the current frame number whenever a SOF TOKEN is received.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24					_	_		
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16					_	_		-
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0					_	_		-
7:0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
		_	_	_	_		FRMH<2:0>	

REGISTER 11-14: U1FRMH: USB FRAME NUMBER HIGH REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-3 Unimplemented: Read as '0'

bit 2-0 **FRMH<2:0>:** Upper 3 bits of the Frame Numbers bits These register bits are updated with the current frame number whenever a SOF TOKEN is received.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_		—		_		—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	—	—	_	_	_	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0	—	_	—	—	—	_	—	—
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	PID<3:0>				EP<3:0>			

REGISTER 11-15: U1TOK: USB TOKEN REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-4 PID<3:0>: Token Type Indicator bits⁽¹⁾ 1101 = SETUP (TX) token type transaction 1001 = IN (RX) token type transaction 0001 = OUT (TX) token type transaction Note: All other values not listed, are Reserved and must not be used.

bit 3-0 **EP<3:0>:** Token Command Endpoint Address bits The four bit value must specify a valid endpoint.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
		_						—	
22.10	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16								—	
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
15:8	—	—	_	_	—	_	—	—	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0				CNT	<7:0>				

REGISTER 11-16: U1SOF: USB SOF THRESHOLD REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7-0 CNT<7:0>: SOF Threshold Value bits
 - Typical values of the threshold are: 01001010 = 64-byte packet 00101010 = 32-byte packet 00011010 = 16-byte packet

00010010 = 8-byte packet

REGISTER 11-17: U1BDTP1: USB BUFFER DESCRIPTOR TABLE PAGE 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—							—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—							—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	-	—	-	-	-	—	—
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
7:0			В	DTPTRL<15:9)>			—

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-1 BDTPTRL<15:9>: BDT Base Address bits

This 7-bit value provides address bits 15 through 9 of the BDT base address, which defines the starting location of the BDT in system memory.

The 32-bit BDT base address is 512-byte aligned.

bit 0 Unimplemented: Read as '0'

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_		—				—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_		—				—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0	—	_	—	—	—	-	—	—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				BDTPTR	H<23:16>			

REGISTER 11-18: U1BDTP2: USB BUFFER DESCRIPTOR TABLE PAGE 2 REGISTER

Legend:

0				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-8 Unimplemented: Read as '0'

bit 7-0 BDTPTRH<23:16>: BDT Base Address bits

This 8-bit value provides address bits 23 through 16 of the BDT base address, which defines the starting location of the BDT in system memory.

The 32-bit BDT base address is 512-byte aligned.

REGISTER 11-19: U1BDTP3: USB BUFFER DESCRIPTOR TABLE PAGE 3 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24		—		—			—	—	
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16		—		—			—	—	
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
10.0		—		—			—	—	
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		BDTPTRU<31:24>							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 BDTPTRU<31:24>: BDT Base Address bits

This 8-bit value provides address bits 31 through 24 of the BDT base address, defines the starting location of the BDT in system memory.

The 32-bit BDT base address is 512-byte aligned.

REGISTER 11-20: U1CNFG1: USB CONFIGURATION 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—						_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		—						
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6		—						—
7.0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0
7:0	UTEYE	UOEMON		USBSIDL				UASUSPND

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 UTEYE: USB Eye-Pattern Test Enable bit
 - 1 = Eye-Pattern Test is enabled
 - 0 = Eye-Pattern Test is disabled
- bit 6 **UOEMON:** USB OE Monitor Enable bit
 - $1 = \overline{OE}$ signal is active; it indicates intervals during which the D+/D- lines are driving
 - $0 = \overline{OE}$ signal is inactive
- bit 5 Unimplemented: Read as '0'
- bit 4 USBSIDL: Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation in Idle mode
- bit 3-1 Unimplemented: Read as '0'

bit 0 UASUSPND: Automatic Suspend Enable bit

- 1 = USB module automatically suspends upon entry to Sleep mode. See the USUSPEND bit (U1PWRC<1>) in Register 11-5.
- 0 = USB module does not automatically suspend upon entry to Sleep mode. Software must use the USUSPEND bit (U1PWRC<1>) to suspend the module, including the USB 48 MHz clock.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_		_				_
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		-		-				
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	—	—	—	—	—	-	-	—
7.0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	LSPD	RETRYDIS	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK

REGISTER 11-21: U1EP0-U1EP15: USB ENDPOINT CONTROL REGISTER

Legend:

bit 1

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 LSPD: Low-Speed Direct Connection Enable bit (Host mode and U1EP0 only)
 - 1 = Direct connection to a low-speed device enabled
 - 0 = Direct connection to a low-speed device disabled; hub required with PRE_PID
- bit 6 **RETRYDIS:** Retry Disable bit (Host mode and U1EP0 only)
 - 1 = Retry NACK'd transactions disabled
 - 0 = Retry NACK'd transactions enabled; retry done in hardware
- bit 5 Unimplemented: Read as '0'
- bit 4 **EPCONDIS:** Bidirectional Endpoint Control bit
 - If EPTXEN = 1 and EPRXEN = 1:
 - 1 = Disable Endpoint 'n' from control transfers; only TX and RX transfers are allowed
 - 0 = Enable Endpoint 'n' for control (SETUP) transfers; TX and RX transfers are also allowed Otherwise, this bit is ignored.
- bit 3 EPRXEN: Endpoint Receive Enable bit
 - 1 = Endpoint 'n' receive is enabled
 - 0 = Endpoint 'n' receive is disabled
- bit 2 EPTXEN: Endpoint Transmit Enable bit
 - 1 = Endpoint 'n' transmit is enabled
 - 0 = Endpoint 'n' transmit is disabled
 - EPSTALL: Endpoint Stall Status bit
 - 1 = Endpoint 'n' was stalled
 - 0 = Endpoint 'n' was not stalled
- bit 0 **EPHSHK:** Endpoint Handshake Enable bit
 - 1 = Endpoint Handshake is enabled
 - 0 = Endpoint Handshake is disabled (typically used for isochronous endpoints)

NOTES:

12.0 I/O PORTS

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "I/O Ports" (DS60001120) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

General purpose I/O pins are the simplest of peripherals. They allow the PIC32 MCU to monitor and control other devices. To add flexibility and functionality, some pins are multiplexed with alternate function(s). These functions depend on which peripheral features are on the device. In general, when a peripheral is functioning, that pin may not be used as a general purpose I/O pin. Following are some of the key features of this module:

- · Individual output pin open-drain enable/disable
- · Individual input pin weak pull-up enable/disable
- Monitor selective inputs and generate interrupt when change in pin state is detected
- · Operation during Sleep and Idle modes
- Fast bit manipulation using CLR, SET and INV registers

Figure 12-1 illustrates a block diagram of a typical multiplexed I/O port.



12.1 Parallel I/O (PIO) Ports

All port pins have three registers (TRIS, LAT and PORT) that are directly associated with their operation.

TRIS is a Data Direction or Tri-State Control register that determines whether a digital pin is an input or an output. Setting a TRISx register bit = 1, configures the corresponding I/O pin as an input; setting a TRISx register bit = 0, configures the corresponding I/O pin as an output. All port I/O pins are defined as inputs after a device Reset. Certain I/O pins are shared with analog peripherals and default to analog inputs after a device Reset.

PORT is a register used to read the current state of the signal applied to the port I/O pins. Writing to a PORTx register performs a write to the port's latch, LATx register, latching the data to the port's I/O pins.

LAT is a register used to write data to the port I/O pins. The LATx Latch register holds the data written to either the LATx or PORTx registers. Reading the LATx Latch register reads the last value written to the corresponding PORT or Latch register.

Not all port I/O pins are implemented on some devices, therefore, the corresponding PORTx, LATx and TRISx register bits will read as zeros.

12.1.1 CLR, SET AND INV REGISTERS

Every I/O module register has a corresponding Clear (CLR), Set (SET) and Invert (INV) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR or INV register, the base register must be read.

Note:	Using a PORTxINV register to toggle a bit
	is recommended because the operation is
	performed in hardware atomically, using
	fewer instructions, as compared to the
	traditional read-modify-write method, as
	follows:
	PORTC $^{ = 0x0001; }$

12.1.2 DIGITAL INPUTS

Pins are configured as digital inputs by setting the corresponding TRIS register bits = 1. When configured as inputs, they are either TTL buffers or Schmitt Triggers. Several digital pins share functionality with analog inputs and default to the analog inputs at POR. Setting the corresponding bit in the AD1PCFG register = 1 enables the pin as a digital pin.

The maximum input voltage allowed on the input pins is the same as the maximum VIH specification. Refer to **Section 32.0 "Electrical Characteristics"** for VIH specification details.

Note:	Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume
	current that exceeds the device specifications.

12.1.3 ANALOG INPUTS

Certain pins can be configured as analog inputs used by the ADC and comparator modules. Setting the corresponding bits in the AD1PCFG register = 0 enables the pin as an analog input pin and must have the corresponding TRIS bit set = 1 (input). If the TRIS bit is cleared = 0 (output), the digital output level (VOH or VOL) will be converted. Any time a port I/O pin is configured as analog, its digital input is disabled and the corresponding PORTx register bit will read '0'. The AD1PCFG register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

12.1.4 DIGITAL OUTPUTS

Pins are configured as digital outputs by setting the corresponding TRIS register bits = 0. When configured as digital outputs, these pins are CMOS drivers or can be configured as open-drain outputs by setting the corresponding bits in the Open-Drain Configuration (ODCx) register.

The open-drain feature allows generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the "**Device Pin Tables**" section for the available pins and their functionality.

12.1.5 ANALOG OUTPUTS

Certain pins can be configured as analog outputs, such as the CVREF output voltage used by the comparator module. Configuring the comparator reference module to provide this output will present the analog output voltage on the pin, independent of the TRIS register setting for the corresponding pin.

12.1.6 INPUT CHANGE NOTIFICATION

The input change notification function of the I/O ports (CNx) allows devices to generate interrupt requests in response to change-of-state on selected pin.

Each CNx pin also has a weak pull-up, which acts as a current source connected to the pin. The pull-ups are enabled by setting the corresponding bit in the CNPUE register.

12.2 Control Registers

TABLE 12-1: PORTA REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F512L, PIC32MX695F512L, PIC32MX695F512L, PIC32MX764F128L, PIC32MX775F512L, PIC32MX775F512L, PIC32MX775F512L, PIC32MX775F512L, PIC32MX795F512L, PIC32MX764F128L, PIC32MX775F512L, PIC32MX775F512L, PIC32MX795F512L, PIC32MX79F5F512L, PIC32MX79FF512L, PIC32MX79FF512MX, PIC32MX79FF512L, PIC32MX79FF512L, PIC32MX79FF512

ess										Bi	ts								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6000	TRISA	31:16	_	—		_	—	—	_	_	_	—	_	_	-	—	—	—	0000
6000	IRISA	15:0	TRISA15	TRISA14		_		TRISA10	TRISA9	_	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	C6FF
6010	PORTA	31:16	—	_		_		—	_	_		_				_	_	_	0000
0010	FURIA	15:0	RA15	RA14		_	-	RA10	RA9	_	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx
6020	LATA	31:16	—	—		—	_	—	_	_	_	—	_	_	_	—	—	—	0000
0020	LAIA	15:0	LATA15	LATA14	-	—	_	LATA10	LATA9		LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
6030	ODCA	31:16	_	—		-		—	_	_		_				-	-	-	0000
6030	UDCA	15:0	ODCA15	ODCA14	_	_	—	ODCA10	ODCA9	_	ODCA7	ODCA6	ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 12-2:PORTB REGISTER MAP

			-																
ess										Bi	its								
Virtual Addre (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
00.40	TRIOR	31:16	_		_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
6040	TRISB	15:0	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
COEO	PORTB	31:16	_		_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6050	PURID	15:0	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
6060	LATB	31:16	_	-	_	_	_	—	—	_	_	_	_	_	-	_	_	_	0000
6060	LAID	15:0	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
6070	ODCB	31:16	—	—	_	—	_	—	_	_	_	—	_	_	—	_	—	—	0000
6070	ODCB	15:0	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

PORTC REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H, PIC32MX575F512H, PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H, PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES 20/4 _ _ _ _ _

_

19/3

_

_

_

_

_

18/2

_

_

_

_

_

_

17/1

_

_

_

_

_

PIC32MX5XX/6XX/7XX

All Resets

0000

F000

0000

xxxx

0000

xxxx 0000

0000

16/0

_

_

Leaend:

29/13

TRISC13

RC13

LATC13

ODCC13

28/12

TRISC12

RC12

_

LATC12

ODCC12

27/11

_

_

26/10

_

_

_

_

_

_

25/9

_

_

_

_

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

Bits

23/7

_

_

_

_

_

_

_

22/6

_

_

_

_

_

21/5

_

_

_

24/8

_

_

_

_

_

TABLE 12-4: PORTC REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L, PIC32MX764F128L. PIC32MX775F256L. PIC32MX775F512L AND PIC32MX795F512L DEVICES

ess		6								Bi	ts								ú
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6080	TRISC	31:16	_	_	_	_	_	_		_	_	_	_	—	_	—	—	_	0000
0000	TRISC	15:0	TRISC15	TRISC14	TRISC13	TRISC12	-	-		-	-	-	—	TRISC4	TRISC3	TRISC2	TRISC1	_	FOOF
6000	PORTC	31:16		_	—	—	—	—	-	—	—	—	_	-	—	-	—	—	0000
6090	PURIC	15:0	RC15	RC14	RC13	RC12	—	_	-	—	_	_	_	RC4	RC3	RC2	RC1	_	xxxx
0040	LATC	31:16		-	_	_	_	_		_	_	_	_	-	_	-	_	_	0000
60A0	LAIC	15:0	LATC15	LATC14	LATC13	LATC12	_	_	_	_	_	_	—	LATC4	LATC3	LATC2	LATC1	—	xxxx
CORO	ODCC	31:16	_	_	—		_	_	_	_	_	_	—	_	—	_	_	—	0000
60B0	ODCC	15:0	ODCC15	ODCC14	ODCC13	ODCC12	_	_	_	_	_	_	_	ODCC4	ODCC3	ODCC2	ODCC1	_	0000

Legend: x = unknown value on Reset; ---- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information

TABLE 12-3:

Register Name⁽¹⁾

TRISC

PORTC

LATC

ODCC

Bit Range

31:16

15:0

31:16

15:0

31:16

15:0

31:16

15:0

31/15

TRISC15

RC15

_

LATC15

ODCC15

30/14

TRISC14

RC14

LATC14

ODCC14

Virtual Address (BF88_#)

6080

6090

60A0

60B0

TABLE 12-5: PORTD REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F512H, PIC32MX575F512H, PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H, PIC32MX775F512H, PIC32MX775F512H, AND PIC32MX795F512H DEVICES

ess										Bi	ts								ŝ
Virtual Addres (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
60C0	TRISD	31:16	-	-	-	—	-	-	-	-	—	-	-	—	-	-	-	—	0000
8000	IRISD	15:0	_	_	_	_	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	OFFF
6000	PORTD	31:16	-		—			_					-		_		_		0000
60D0	PORID	15:0	-	-	-	-	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
60E0	LATD	31:16	_	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	0000
60E0	LAID	15:0	_	_	—	—	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
60F0	ODCD	31:16		_	_	_	_	—	_	_	_	—		_	_	_	_	_	0000
00F0	ODCD	15:0		_	_	_	ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 12-6: PORTD REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L, PIC32MX764F128L, PIC32MX775F512L, AND PIC32MX795F512L DEVICES

ess		â								Bi	ts								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
	TDICD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
60C0	TRISD	15:0	TRISD15	TRISD14	TRISD13	TRISD12	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	FFFF
6000	PORTD	31:16	—	-	—	—	_	—	—	—	—	-	—	—	—	—			0000
60D0	PORID	15:0	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
60E0	LATD	31:16	—	-			_					_	_	_					0000
OUEU	LAID	15:0	LAT15	LAT14	LAT13	LAT12	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
60F0	ODCD	31:16	—	—		_	_	_		_	_	—	—	_	_	_	—	—	0000
00F0	ODCD	15:0	ODCD15	ODCD14	ODCD13	ODCD12	ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

ess										Bi	its								6
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6100	TRISE	31:16	-	—	—	-	—	—	_	_	—	_	-	—	—	—	-	—	0000
6100	IRISE	15:0	_	_	-	_	_	_	_	_	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	OOFF
6110	PORTE	31:16	-		_		_	_			-	_	—		-	_			0000
6110	PORTE	15:0	-	—	—	-	—	—	-	-	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
6120	LATE	31:16	-	—	—	-	—	—	-	-	—	—	-	—	—	—	-	_	0000
6120	LATE	15:0	—	-	_	_	-	_	_	—	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx
6130	ODCE	31:16		_	_		—	_	-		_	_	—	_	_	_		_	0000
0130	ODCE	15:0		_	_		—	_	-		ODCE7	0DCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0	0000
Logong	1.			Deeet	unimplomon		int Deasture	luce energies	the last of the second	la alma al									

PIC32MX5XX/6XX/7XX

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 12-8: PORTE REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F512L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L, PIC32MX764F128L, PIC32MX775F512L, PIC32MX775F512L, PIC32MX775F512L, PIC32MX775F512L, PIC32MX795F512L, PIC32MX795F512MX74L, PIC32MX79F512MX74L, PIC32MX794F74L, PIC32MX74L

ess		Ċ.								Bi	its								
Virtual Addres (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6100	TRISE	31:16	_	_	-	-	—	_	_	-	—	—	-	-	_	-	—	-	0000
6100	IRISE	15:0	_	_	-	_	-	-	TRISE9	TRISE8	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	03FF
6110	PORTE	31:16	-	-		_							_	_	_			_	0000
0110	FORTE	15:0	_	-		_			RE9	RE8	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
6120	LATE	31:16		-	-	_	-	-	-	-	-	-	—	—		-	-	_	0000
0120	LATE	15:0	-	—	—	_	—	—	LATE9	LATE8	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx
6130	ODCE	31:16	_	_	_	—	_				_	_	—	—	_		_	—	0000
0130	ODCE	15:0	_	_		_		_	ODCE9	ODCE8	ODCE7	0DCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 12-9: PORTF REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F512H, PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H, PIC32MX775F512H, PIC32MX775F512H, PIC32MX775F512H, PIC32MX795F512H, DEVICES

ess		Ċ,								Bi	its								6
Virtual Addres (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6140	TRISF	31:16	_	-	_	-	_	—	_	—	—	—	_	—	—	_	-	—	0000
0140	IRISE	15:0	_	_	_	_	-	_	_	_	_	_	TRISF5	TRISF4	TRISF3	_	TRISF1	TRISF0	003B
6150	PORTF	31:16		_			_	-			_		-	_				-	0000
6150	PURIF	15:0	_	_	_	_	-	_	_	_	_	_	RF5	RF4	RF3	_	RF1	RF0	xxxx
C1 C0	LATF	31:16	_	-	_	-	-	-	_	_	_	_	-	-	_	_	-	-	0000
6160	LAIF	15:0	—	_	_	_	_	_	_	_	—	_	LATF5	LATF4	LATF3	_	LATF1	LATF0	xxxx
6170	ODCF	31:16	_	—	_	_	_	—	_	_	—	_	_	—	_	_	—	—	0000
0170	ODCF	15:0	-	-		-	_	-					ODCF5	ODCF4	ODCF3		ODCF1	ODCF0	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 12-10: PORTF REGISTER MAP PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX664F128L, PIC32MX664F128L, PIC32MX775F512L AND PIC32MX795F512L DEVICES

ess		â								Bi	ts								- y
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
	TDIOF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6140	TRISF	15:0	_	_	TRISF13	TRISF12	_	_	_	TRISF8	_	_	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	313F
6150	PORTF	31:16	-	_	_	_	_	-	_	_	-		-		_		_	_	0000
0150	FUNIF	15:0	-	—	RF13	RF12	_		_	RF8			RF5	RF4	RF3	RF2	RF1	RF0	xxxx
6160	LATF	31:16	—	—	_		—	_	_		-	_	_	_	_	_	—	—	0000
0100	LAIF	15:0		—	LATF13	LATF12		-		LATF8		-	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
6170	ODCF	31:16	—	_	_	—	_		_				_		—				0000
0170	ODCF	15:0	_	_	ODCF13	ODCF12	_	-	—	ODCF8	_	-	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000

PIC32MX5XX/6XX/7X

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 12-11: PORTG REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H, PIC32MX575F512H, PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H, PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES

ess		0								Bi	ts								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6180	TRISG	31:16	_	_						_	_	_			—	_			0000
0100	11130	15:0	-						TRISG9	TRISG8	TRISG7	TRISG6			TRISG3	TRISG2			03CC
6100	PORTG	31:16	_	_					-	_	_	-			_	_	_		0000
6190	PORIG	15:0		-	-	-	-	-	RG9	RG8	RG7	RG6	-	-	RG3	RG2	-	-	xxxx
61A0	LATG	31:16		-	-	-	-	-	-		_	—	-	-	—	_	-	-	0000
61A0	LAIG	15:0	_	_					LATG9	LATG8	LATG7	LATG6			LATG3	LATG2	_		xxxx
61B0	ODCG	31:16	-							_	—	_			_				0000
0160	ODCG	15:0	_	_	-	-	-		ODCG9	ODCG8	ODCG7	ODCG6		-	ODCG3	ODCG2	-		0000
Legend	x :t	= unkno	wn value on	Reset;=	unimplemer	nted, read as	6'0'. Reset v	alues are sh	own in hexa	decimal.									

Legend:

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 12-12: PORTG REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L, PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES

ess		Ċ,								В	ts								(0
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
6180	TRISG	31:16	_	—	_	_	_	_	_	—	_	_	_	_	—	—	_	_	0000
0100	IRISG	15:0	TRISG15	TRISG14	TRISG13	TRISG12	_	_	TRISG9	TRISG8	TRISG7	TRISG6	_	_	TRISG3	TRISG2	TRISG1	TRISG0	F3CF
6100	PORTG	31:16	_	—	—	—	—	—	—		—	—	—	—		_	—	—	0000
6190	PURIG	15:0	RG15	RG14	RG13	RG12	—	_	RG9	RG8	RG7	RG6	_	_	RG3	RG2	RG1	RG0	xxxx
61A0	LATG	31:16	_	_	_	_	_	_	_	-	_	_	_	_	-	_	_	_	0000
61AU	LAIG	15:0	LATG15	LATG14	LATG13	LATG12	—	_	LATG9	LATG8	LATG7	LATG6	_	_	LATG3	LATG2	LATG1	LATG0	xxxx
61B0	ODCG	31:16	_	—		—	_	-	_	—	_	_		-	—	—	_	-	0000
UIDU	ODCG	15:0	ODCG15	ODCG14	ODCG13	ODCG12			ODCG9	ODCG8	ODCG7	ODCG6	-		ODCG3	ODCG2	ODCG1	ODCG0	0000

Legend: x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 12-13: CHANGE NOTICE AND PULL-UP REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L, PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512 AND PIC32MX795F512L DEVICES PIC32MX795F512L DEVICES

ess		e								Bi	ts								s
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
6100	CNCON	31:16	_	_	—	-	—	—	-	_	—	-	_	_	_	—	—	—	0000
6100	CINCOIN	15:0	ON	_	SIDL	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
61D0	CNEN	31:16	—		_	-	_	_		—	_		CNEN21	CNEN20	CNEN19	CNEN18	CNEN17	CNEN16	0000
6100	CINEIN	15:0	CNEN15	CNEN14	CNEN13	CNEN12	CNEN11	CNEN10	CNEN9	CNEN8	CNEN7	CNEN6	CNEN5	CNEN4	CNEN3	CNEN2	CNEN1	CNEN0	0000
61E0	CNPUE	31:16	_	-	_	-	—	_	-	_	_		CNPUE21	CNPUE20	CNPUE19	CNPUE18	CNPUE17	CNPUE16	0000
01EU	CINPUE	15:0	CNPUE15	CNPUE14	CNPUE13	CNPUE12	CNPUE11	CNPUE10	CNPUE9	CNPUE8	CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPUE3	CNPUE2	CNPUE1	CNPUE0	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 12-14: CHANGE NOTICE AND PULL-UP REGISTER MAP FOR PIC32MX575F256H, PIC32MX575F512H, PIC32MX675F512H, PIC32MX675F512H, PIC32MX675F512H, PIC32MX775F512H, PIC32MX775F512H, PIC32MX795F512H, DEVICES

ess		e								Bi	ts								s
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
6100	CNCON	31:16	_	_	—	_	_	_	_	_	_	_	—	_	_	_	-	_	0000
6100	CINCOIN	15:0	ON	—	SIDL	—	_	_	-	-	_	—	—	—	—	_	-	_	0000
61D0	CNEN	31:16	—		_	_	_	_	_	_	_		_			CNEN18	CNEN17	CNEN16	0000
0100	CINEIN	15:0	CNEN15	CNEN14	CNEN13	CNEN12	CNEN11	CNEN10	CNEN9	CNEN8	CNEN7	CNEN6	CNEN5	CNEN4	CNEN3	CNEN2	CNEN1	CNEN0	0000
61E0	CNPUE	31:16	-		_	_	_	_	-	-	_		_			CNPUE18	CNPUE17	CNPUE16	0000
OTEU	CINPUE	15:0	CNPUE15	CNPUE14	CNPUE13	CNPUE12	CNPUE11	CNPUE10	CNPUE9	CNPUE8	CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPUE3	CNPUE2	CNPUE1	CNPUE0	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		_			_			—
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON	—	SIDL	_	_	—	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_			_		_	_

REGISTER 12-1: CNCON: CHANGE NOTICE CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Change Notice (CN) Control ON bit
 - 1 = CN is enabled
 - 0 = CN is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Control bit
 - 1 = Idle mode halts CN operation
 - 0 = Idle mode does not affect CN operation
- bit 12-0 Unimplemented: Read as '0'

13.0 TIMER1

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14. "Timers"** (DS60001105) in the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32).

This family of PIC32 devices features one synchronous/ asynchronous 16-bit timer that can operate as a free-running interval timer for various timing applications and counting external events. This timer can also be used with the low-power Secondary Oscillator (Sosc) for Real-Time Clock (RTC) applications. The following modes are supported:

- Synchronous Internal Timer
- Synchronous Internal Gated Timer
- Synchronous External Timer
- Asynchronous External Timer

FIGURE 13-1: TIMER1 BLOCK DIAGRAM

13.1 Additional Supported Features

- Selectable clock prescaler
- Timer operation during Idle and Sleep mode
- Fast bit manipulation using CLR, SET and INV registers
- Asynchronous mode can be used with the Sosc to function as a Real-Time Clock (RTC)

A simplified block diagram of the Timer1 module is illustrated in Figure 13-1.



13.2 Control Registers

TABLE 13-1: TIMER1 REGISTER MAP

ess										В	its								
Virtual Addre (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000	TACON	31:16	_	_	—	-	_	—	_	—	—	—	—	-	_	—	-	—	0000
0600	T1CON	15:0	ON	_	SIDL	TWDIS	TWIP	_	-	_	TGATE	_	TCKPS	S<1:0>	_	TSYNC	TCS	_	0000
0610	TMR1	31:16		_	_	_	_	_	-	_	_	_	_	_	-	_	_	_	0000
0610		15:0								TMR1	<15:0>								0000
0620	PR1	31:16	_	_	_	-		_	_	_	_	_	_	-	_	_	-	_	0000
0020		15:0								PR1<	15:0>								FFFF

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		—	-	-	_	_	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	_	_	—	_	-	—
15.0	R/W-0	U-0	R/W-0	R/W-0	R-0	U-0	U-0	U-0
15:8	ON ⁽¹⁾	—	SIDL	TWDIS	TWIP	-		—
7.0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
7:0	TGATE	—	TCKPS	S<1:0>	_	TSYNC	TCS	—

REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Timer On bit⁽¹⁾
 - 1 = Timer is enabled 0 = Timer is disabled

bit 14 Unimplemented: Read as '0'

bit 13 **SIDL:** Stop in Idle Mode bit

- 1 = Discontinue operation when device enters Idle mode
- 0 = Continue operation when device is in Idle mode

bit 12 **TWDIS:** Asynchronous Timer Write Disable bit

- 1 = Writes to TMR1 are ignored until pending write operation completes
- 0 = Back-to-back writes are enabled (Legacy Asynchronous Timer functionality)

bit 11 TWIP: Asynchronous Timer Write in Progress bit

In Asynchronous Timer mode:

1 = Asynchronous write to TMR1 register in progress

0 = Asynchronous write to TMR1 register complete

In Synchronous Timer mode:

This bit is read as '0'.

- bit 10-8 **Unimplemented:** Read as '0'
- bit 7 TGATE: Timer Gated Time Accumulation Enable bit

<u>When TCS = 1:</u> This bit is ignored.

When TCS = 0:

- 1 = Gated time accumulation is enabled
- 0 =Gated time accumulation is disabled
- bit 6 Unimplemented: Read as '0'
- bit 5-4 TCKPS<1:0>: Timer Input Clock Prescale Select bits
 - 11 = 1:256 prescale value
 - 10 = 1:64 prescale value
 - 01 = 1:8 prescale value
 - 00 = 1:1 prescale value
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER (CONTINUED)

- bit 3 Unimplemented: Read as '0'
 bit 2 TSYNC: Timer External Clock Input Synchronization Selection bit When TCS = 1: 1 = External clock input is synchronized 0 = External clock input is not synchronized When TCS = 0: This bit is ignored.
 bit 1 TCS: Timer Clock Source Select bit 1 = External clock from TxCKI pin 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

14.0 TIMER2/3, TIMER4/5

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14. "Timers"** (DS60001105) of the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32).

This family of PIC32 devices features four synchronous 16-bit timers (default) that can operate as a freerunning interval timer for various timing applications and counting external events. The following modes are supported:

- Synchronous Internal 16-bit Timer
- Synchronous Internal 16-bit Gated Timer
- Synchronous External 16-bit Timer

Two 32-bit synchronous timers are available by combining Timer2 with Timer3 and Timer4 with Timer5. The 32-bit timers can operate in three modes:

- Synchronous Internal 32-bit Timer
- Synchronous Internal 32-bit Gated Timer
- Synchronous External 32-bit Timer
- Note: In this chapter, references to registers, TxCON, TMRx and PRx, use 'x' to represent Timer2 through Timer5 in 16-bit modes. In 32-bit modes, 'x' represents Timer2 or Timer4; 'y' represents Timer3 or Timer5.

14.1 Additional Supported Features

- Selectable clock prescaler
- Timers operational during CPU idle
- Time base for Input Capture and Output Compare modules (only Timer2 and Timer3)
- ADC event trigger (only Timer3)
- Fast bit manipulation using CLR, SET and INV registers

FIGURE 14-1: TIMER2/3 AND TIMER4/5 BLOCK DIAGRAM (16-BIT)





FIGURE 14-2: TIMER2/3 AND TIMER4/5 BLOCK DIAGRAM (32-BIT)

14.2 Control Registers

	17	••																	
ess										Bi	ts								
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	T2CON	31:16			—	—		—		—	—	—	—		—	—	—		0000
0600	12CON	15:0	ON		SIDL	-		_		—	TGATE		TCKPS<2:0>	>	T32	_	TCS ⁽²⁾		0000
0810	TMR2	31:16	-	-	_	_		—		_	_	—	_	-	—	_	—		0000
0010	TIVINZ	15:0								TMR2	<15:0>								0000
0820	PR2	31:16		-	_	_		-		_	_	_	_	-	—	_	_		0000
0820	FNZ	15:0								PR2<	15:0>								FFFF
0A00	T3CON	31:16			_	_		_			_	—	_		_	_	_		0000
UAUU	13CON	15:0	ON		SIDL	_		_		-	TGATE		TCKPS<2:0>	>	—	_	TCS ⁽²⁾		0000
0A10	TMR3	31:16	_	_	—	—	_	—	_	—	—	—	—	_	—	—	—	_	0000
UATO	TWING	15:0								TMR3	<15:0>								0000
0A20	PR3	31:16	_	—	—	_	_	—	_	—	—	_	_		-	_	_		0000
0720	1103	15:0				-		-		PR3<	15:0>		-			-	-		FFFF
0000	T4CON	31:16	_	_	—		_		_	_	—	_	_		_		—		0000
0000	14001	15:0	ON	—	SIDL	—	_	—	_	—	TGATE		TCKPS<2:0>	>	T32		TCS ⁽²⁾	—	0000
0C10	TMR4	31:16	_	—	—	_	—	—	—	—	—	_	_	—	—		_	—	0000
0010		15:0			-					TMR4	<15:0>								0000
0C20	PR4	31:16	—	—	—		—		—	—	—	—		—	—		—	—	0000
		15:0								PR4<	15:0>								FFFF
0E00	T5CON	31:16	—	_	—	—		—		_	—	—		—		—	- (2)		0000
		15:0	ON	—	SIDL	—	—	—	—	—	TGATE		TCKPS<2:0>		-	—	TCS ⁽²⁾	—	0000
0E10	TMR5	31:16	_	—	—	—	—	—	—	—	_	—	—	—	—	—	—	—	0000
		15:0										0000							
0E20	PR5	31:16	_	_	—	—	—	—	—	_	—	_	—	—	—	_	—	—	0000
		15:0								PR5<	15:0>								FFFF

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: These bits are not available on 64-pin devices.

Bit Range	Bit Bit 31/23/15/7 30/22/14/6		Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24					_			—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	-	_	—	_	—	-	—
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON ^(1,3)		SIDL ⁽⁴⁾	_	-	_	_	—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
7:0	TGATE ⁽³⁾	Т	CKPS<2:0> ^{(:}	3)	T32 ⁽²⁾	_	TCS ⁽³⁾	_

REGISTER 14-1: TXCON: TYPE B TIMER CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 **Unimplemented:** Read as '0'

- bit 15 **ON:** Timer On bit^(1,3)
 - 1 = Module is enabled 0 = Module is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 SIDL: Stop in Idle Mode bit⁽⁴⁾
 - 1 = Discontinue operation when device enters Idle mode0 = Continue operation when device is in Idle mode
- bit 12-8 Unimplemented: Read as '0'
- bit 7 **TGATE:** Timer Gated Time Accumulation Enable bit⁽³⁾

When TCS = 1:

This bit is ignored and is read as '0'.

When TCS = 0:

1 =Gated time accumulation is enabled

0 = Gated time accumulation is disabled

bit 6-4 TCKPS<2:0>: Timer Input Clock Prescale Select bits⁽³⁾

- 111 = 1:256 prescale value
- 110 = 1:64 prescale value
- 101 = 1:32 prescale value
- 100 = 1:16 prescale value
- 011 = 1:8 prescale value
- 010 = 1:4 prescale value
- 001 = 1:2 prescale value
- 000 = 1:1 prescale value
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - **2:** This bit is only available on even numbered timers (Timer2 and Timer4).
 - **3:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer1, Timer3, and Timer5). All timer functions are set through the even numbered timers.
 - 4: While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.

REGISTER 14-1: TXCON: TYPE B TIMER CONTROL REGISTER (CONTINUED)

- bit 3 T32: 32-Bit Timer Mode Select bit⁽²⁾
 - 1 = Odd numbered and even numbered timers form a 32-bit timer
 - 0 = Odd numbered and even numbered timers form a separate 16-bit timer

bit 2 Unimplemented: Read as '0'

- bit 1 **TCS:** Timer Clock Source Select bit⁽³⁾ 1 = External clock from TxCK pin 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: This bit is only available on even numbered timers (Timer2 and Timer4).
 - **3:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer1, Timer3, and Timer5). All timer functions are set through the even numbered timers.
 - 4: While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.

NOTES:

15.0 WATCHDOG TIMER (WDT)

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Watchdog Timer and Power-up Timer" in the "PIC32 (DS60001114) Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

This section describes the operation of the WDT and Power-up Timer of the PIC32MX5XX/6XX/7XX.

The WDT, when enabled, operates from the internal Low-Power Oscillator (LPRC) clock source and can be used to detect system software malfunctions by resetting the device if the WDT is not cleared periodically in software. Various WDT time-out periods can be selected using the WDT postscaler. The WDT can also be used to wake the device from Sleep or Idle mode.

The following are key features of the WDT module:

- Configuration or software controlled
- User-configurable time-out period
- Can wake the device from Sleep or Idle mode



FIGURE 15-1: WATCHDOG TIMER AND POWER-UP TIMER BLOCK DIAGRAM

15.1 Control Registers

TABLE 15-1: WATCHDOG TIMER REGISTER MAP

ess										В	its								(2)
Virtual Addr (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000	WDTCON	31:16	_	—	_	_	_	-	_	_	_	_	—	—	_	—	_	_	0000
0000	WDICON	15:0	ON	—		—		—	—	—	—	- SWDTPS<4:0>				WDTCLR	0000		

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: Reset values are dependent on the DEVCFGx Configuration bits and the type of Reset.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24			_		_		_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_		_	—	_	—
45.0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	ON ^(1,2)		—	—	—	—	—	—
7.0	U-0	R-y	R-y	R-y	R-y	R-y	R/W-0	R/W-0
7:0			S	WDTWINEN	WDTCLR			

REGISTER 15-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

Legend: y = Values set from Configuration bits on POR							
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31-16 Unimplemented: Read as '0'

bit 0

- bit 15 **ON:** Watchdog Timer Enable bit^(1,2)
 - 1 = Enables the WDT if it is not enabled by the device configuration 0 = Disable the WDT if it was enabled in software
- bit 14-7 **Unimplemented:** Read as '0'
- bit 6-2 **SWDTPS<4:0>:** Shadow Copy of Watchdog Timer Postscaler Value from Device Configuration bits On reset, these bits are set to the values of the WDTPS <4:0> Configuration bits.
- bit 1 WDTWINEN: Watchdog Timer Window Enable bit
 - 1 = Enable windowed Watchdog Timer
 - 0 = Disable windowed Watchdog Timer
 - WDTCLR: Watchdog Timer Reset bit
 - 1 = Writing a '1' will clear the WDT
 - 0 = Software cannot force this bit to a '0'
- Note 1: A read of this bit results in a '1' if the Watchdog Timer is enabled by the device configuration or software.
 - 2: When using the 1:1 PBCLK divisor, the user's software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

NOTES:
16.0 INPUT CAPTURE

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Input Capture" (DS60001122) of the "*PIC32 Family Reference Manual*", which is available from the Microchip web site (www.microchip.com/PIC32).

The Input Capture module is useful in applications requiring frequency (period) and pulse measurement.

The Input Capture module captures the 16-bit or 32-bit value of the selected Time Base registers when an event occurs at the ICx pin. The following events cause capture events:

- Simple capture event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin

- Capture timer value on every edge (rising and falling)
- Capture timer value on every edge (rising and falling), specified edge first.
- Prescaler capture event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base, or two 16-bit timers (Timer2 and Timer3) together to form a 32-bit timer. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during Sleep and Idle modes
- Interrupt on input capture event
- 4-word FIFO buffer for capture values Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Input Capture module can also be used to provide additional sources of external interrupts



FIGURE 16-1: INPUT CAPTURE BLOCK DIAGRAM

16.1 Control Registers

ess										Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000	IC1CON ⁽¹⁾	31:16	_	_	—	—	-	—	—	_	—	-	_	—	_	_	—	_	0000
2000	IC ICON.	15:0	ON	ON — SIDL — — FEDGE C32 ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0000													0000		
2010	IC1BUF	31:16	IC1BUF<31:0>																
2010	ютвог	15:0								ютвог	<51.02								xxxx
2200	IC2CON ⁽¹⁾	31:16	—	_		—			—	_	—	_	_		—	_	—	_	0000
2200	102001	15:0	ON — SIDL — — FEDGE C32 ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 000													0000			
2210	IC2BUF	= <u>31:16</u> IC2BUF<31:0>												xxxx					
		15:0	XXX																
2400	IC3CON ⁽¹⁾	31:16	_	_	_	—	_	—		_	_	—		—	—	—	—	_	0000
		15:0	ON	—	SIDL	—	—		FEDGE	FEDGE C32 ICTMR ICI<1:0> ICOV ICBNE							ICM<2:0>		
2410	IC3BUF	31:16	IC3BUF<31:0>													XXXX			
		15:0															,		XXXX
2600	IC4CON ⁽¹⁾	31:16		—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	—	—	—	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2610	IC4BUF	31:16								IC4BUF	<31:0>								XXXX
		15:0																	xxxx
2800	IC5CON ⁽¹⁾	31:16	_	_	—	—	—	—	—		—	—		—	—	—	—	—	0000
		15:0	ON	—	SIDL	—	—	—	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2810	IC5BUF	31:16								IC5BUF	<31:0>								XXXX
		15:0																	xxxx

PIC32MX5XX/6XX/

TABLE 16-1: INPUT CAPTURE 1-INPUT CAPTURE 5 REGISTER MAP

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	—		_	_			
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	—	_	_	_	_	_	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	—	SIDL	_	_	_	FEDGE	C32
7.0	R/W-0	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
7:0	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	

REGISTER 16-1: ICxCON: INPUT CAPTURE 'x' CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16	Unimplemented: Read as '0'
bit 15	ON: Input Capture Module Enable bit ⁽¹⁾
	 1 = Module is enabled 0 = Disable and reset module, disable clocks, disable interrupt generation and allow SFR modifications
bit 14	Unimplemented: Read as '0'
bit 13	SIDL: Stop in Idle Control bit
	1 = Halt in Idle mode0 = Continue to operate in Idle mode
bit 12-10	Unimplemented: Read as '0'
bit 9	FEDGE: First Capture Edge Select bit (only used in mode 6, ICM<2:0> = 110)
	 1 = Capture rising edge first 0 = Capture falling edge first
bit 8	C32: 32-bit Capture Select bit
	1 = 32-bit timer resource capture0 = 16-bit timer resource capture
bit 7	ICTMR: Timer Select bit (Does not affect timer selection when C32 (ICxCON<8>) is '1')
	 1 = Timer2 is the counter source for capture 0 = Timer3 is the counter source for capture
bit 6-5	ICI<1:0>: Interrupt Control bits
	11 = Interrupt on every fourth capture event
	 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event
	00 = Interrupt on every capture event
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)
	 1 = Input capture overflow is occurred 0 = No input capture overflow is occurred
bit 3	ICBNE: Input Capture Buffer Not Empty Status bit (read-only)
	 1 = Input capture buffer is not empty; at least one more capture value can be read 0 = Input capture buffer is empty

Note 1: When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 16-1: ICxCON: INPUT CAPTURE 'x' CONTROL REGISTER (CONTINUED)

- bit 2-0 ICM<2:0>: Input Capture Mode Select bits
 - 111 = Interrupt-Only mode (only supported while in Sleep mode or Idle mode)
 - 110 = Simple Capture Event mode every edge, specified edge first and every edge thereafter
 - 101 = Prescaled Capture Event mode every sixteenth rising edge
 - 100 = Prescaled Capture Event mode every fourth rising edge
 - 011 = Simple Capture Event mode every rising edge
 - 010 = Simple Capture Event mode every falling edge
 - 001 = Edge Detect mode every edge (rising and falling)
 - 000 = Input Capture module is disabled
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

17.0 OUTPUT COMPARE

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Output Compare" (DS60001111) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The Output Compare module is used to generate a single pulse or a series of pulses in response to selected time base events. For all modes of operation, the Output Compare module compares the values stored in the OCxR and/or the OCxRS registers to the value in the selected timer. When a match occurs, the Output Compare module generates an event based on the selected mode of operation.

The following are key features of the Output Compare module:

- Multiple Output Compare modules in a device
- Programmable interrupt generation on compare event
- Single and Dual Compare modes
- Single and continuous output pulse generation
- Pulse-Width Modulation (PWM) mode
- Hardware-based PWM Fault detection and automatic output disable
- Programmable selection of 16-bit or 32-bit time bases
- Can operate from either of two available 16-bit time bases or a single 32-bit time base





17.1 **Control Registers**

ess										Bi	ts								
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000	OC1CON	31:16	-	—	_	—	—	—		_	_	-	—	-	—	_	_	_	0000
3000	OCTOON	15:0	ON	_	SIDL	-	-	-	-	_	_		OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3010	OC1R	31:16 15:0								OC1R-	<31:0>								xxxx xxxx
3020	OC1RS	31:16 15:0		OC1RS<31:0>															
		31:16	_	_	—	—	—	—		_	_	—	—	—		_	_		0000
3200	OC2CON	15:0	ON	_	SIDL	_	_	_	-	_	_	-	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3210	OC2R	31:16		OC2R<31:0>													xxxx		
5210	0021	15:0								00210	<01.02								xxxx
3220	OC2RS	31:16		OC2RS<31:0>															
		15:0 31:16															-		XXXX
3400	OC3CON	15:0	ON		— SIDL								— OC32		- OCTSEL	_	OCM<2:0>		0000
		31:16	ON		SIDE								0032	OCILI	OCIGEL		00101<2.02		xxxx
3410	OC3R	15:0								OC3R	<31:0>								xxxx
2400	000000	31:16								OC3RS	04 - 0								xxxx
3420	OC3RS	15:0								UC3RE	><31:0>								xxxx
3600	OC4CON	31:16	—	—	—	—	—	—				—	—	—			—		0000
0000		15:0	ON	—	SIDL	—	—	—	—	—	—	—	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3610	OC4R	31:16								OC4R	<31:0>								xxxx
		15:0																	xxxx
3620	OC4RS	31:16 15:0								OC4RS	6<31:0>								xxxx
		31.16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3800	OC5CON	15:0	ON	_	SIDL	_	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
2040	0050	31:16								0050	.04.0								xxxx
3810	OC5R	15:0								OC5R-	<31:0>								xxxx
3820	OC5RS	31:16								OC5RS									xxxx
	3820 OC5RS 0C5RS<31:0>									xxxx									

TABLE 17-1: OUTPUT COMPARE 1-OUTPUT COMPARE 5 REGISTER MAP

Legend:

x = unknown value on Reset; ---- = unimplemented, read as '0'. Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1: information.

DS60001156J-page 186

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		—	_	-	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		—	_	—	—	—	—	—
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	0N ⁽¹⁾	—	SIDL	—	—	—	—	—
7.0	U-0	U-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	—	OC32	OCFLT ⁽²⁾	OCTSEL		OCM<2:0>	

REGISTER 17-1: OCxCON: OUTPUT COMPARE 'x' CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Output Compare Module On bit⁽¹⁾
 - 1 = Output Compare module is enabled
 - 0 = Output Compare module is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 SIDL: Stop in Idle Mode bit
 - 1 = Discontinue operation when CPU enters Idle mode
 - 0 = Continue operation when CPU is in Idle mode
- bit 12-6 Unimplemented: Read as '0'
- bit 5 **OC32:** 32-bit Compare Mode bit
 - 1 = OCxR<31:0> and/or OCxRS<31:0> are used for comparisons to the 32-bit timer source
 - 0 = OCxR<15:0> and OCxRS<15:0> are used for comparisons to the 16-bit timer source
- bit 4 **OCFLT:** PWM Fault Condition Status bit⁽²⁾
 - 1 = PWM Fault condition has occurred (only cleared in hardware)
 - 0 = PWM Fault condition has not occurred

bit 3 OCTSEL: Output Compare Timer Select bit

- 1 = Timer3 is the clock source for this Output Compare module
- 0 = Timer2 is the clock source for this Output Compare module
- bit 2-0 OCM<2:0>: Output Compare Mode Select bits
 - 111 = PWM mode on OCx; Fault pin enabled
 - 110 = PWM mode on OCx; Fault pin disabled
 - 101 = Initialize OCx pin low; generate continuous output pulses on OCx pin
 - 100 = Initialize OCx pin low; generate single output pulse on OCx pin
 - 011 = Compare event toggles OCx pin
 - 010 = Initialize OCx pin high; compare event forces OCx pin low
 - 001 = Initialize OCx pin low; compare event forces OCx pin high
 - 000 = Output compare peripheral is disabled but continues to draw current
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - **2:** This bit is only used when OCM < 2:0 > = 111. It is read as '0' in all other modes.

PIC32MX5XX/6XX/7XX

NOTES:

18.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 23. "Serial Peripheral Interface (SPI)" (DS60001106) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The SPI module is a synchronous serial interface that is useful for communicating with external peripherals and other microcontroller devices. These peripheral devices may be Serial EEPROMs, Shift registers, display drivers, Analog-to-Digital Converters, etc. The PIC32 SPI module is compatible with Motorola[®] SPI and SIOP interfaces. The following are some of the key features of the SPI module:

- Master mode and Slave mode support
- · Four different clock formats
- Enhanced Framed SPI protocol support
- User-configurable 8-bit, 16-bit and 32-bit data width
- Separate SPI FIFO buffers for receive and transmit
 FIFO buffers act as 4/8/16-level deep FIFOs
- based on 32/16/8-bit data width
 Programmable interrupt event on every 8-bit, 16-bit and 32-bit data transfer
- Operation during Sleep and Idle modes
- Fast bit manipulation using CLR, SET and INV registers





18.1 Control Registers

TABLE 18-1: SPI1 THROUGH SPI4 REGISTER MAP

SS										Bi	ts								
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	0011001(2)	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	F	RMCNT<2:0	>	_	_	_	_	_	_	SPIFE	ENHBUF	0000
5E00	SPI1CON ⁽²⁾	15:0	ON	-	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	—	STXISE	L<1:0>	SRXISE	L<1:0>	0000
5510	SPI1STAT ⁽²⁾	31:16	—	—	_		RXBUFELM<4:0> — — —					TXBUFELM<4:0>				0000			
5E IU	SPIISIAL	15:0	—	—	_	_	SPIBUSY	_	-	SPITUR	SRMT	SPIROV	SPIRBE	—	SPITBE	—	SPITBF	SPIRBF	0008
5E20	SPI1BUF ⁽²⁾	31:16 15:0											0000						
5520	SPI1BRG ⁽²⁾	31:16	—	—	_	_	_	_	-	_	—	—	_	—	_	—	—	_	0000
3E30	SFIIDKG	15:0	—	—	_	_	_	-						BRG<8:0>					0000
5800	SPI3CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	F	RMCNT<2:0	>	_	- 1	_	-	_	_	SPIFE	ENHBUF	0000
5800		15:0	ON	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	—	STXISE	L<1:0>	SRXISE	L<1:0>	0000
5040	SPI3STAT	T 31:16 — — — TXBUFELM<4:0> — — — TXBUFELM<4:0>								0000									
5810	SFISSIAI	15:0	SPIBUSY SPITUR SRMT SPIROV SPIRBE _ SPITBE _ SPITBF SPIRBF										SPIRBF	0008					
5820	SPI3BUF	31:16 15:0					DATA<31:0>									0000			
	CDIADDO	31:16		_	_	—	—	_	_		_	_	_	_	_	—	_		0000
5830	SPI3BRG	15:0	_	—	—	—	_	_				•		BRG<8:0>			•		0000
5400	SPI2CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	F	RMCNT<2:0	< <	_	—	_	-	_	_	SPIFE	ENHBUF	0000
5A00	3F12001N	15:0	ON	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	_	STXISE	L<1:0>	SRXISE	EL<1:0>	0000
5A10	SPI2STAT	31:16	_				RX	BUFELM<4	:0>		_				TX	BUFELM<4	:0>	-	0000
5A 10	51 125 TAT	15:0	—	—	—	—	SPIBUSY	—	—	SPITUR	SRMT	SPIROV	SPIRBE	—	SPITBE	—	SPITBF	SPIRBF	0008
5A20	SPI2BUF	31:16 15:0								DATA<	:31:0>								0000
5A30	SPI2BRG	31:16	_	—	—	—	—	—	_	—	_	—	—	—	—	—	—	—	0000
5A30		15:0	_	—	—	—	—	—	_					BRG<8:0>					0000
5C00	SPI4CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	F	RMCNT<2:0	>	—	—	—	_	—	—	SPIFE	ENHBUF	0000
5000	01140011	15:0	ON	—	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	—	STXISE		SRXISE	EL<1:0>	0000
5C10	SPI4STAT	31:16	—	—	—			BUFELM<4	:0>		—	—	—		TX	BUFELM<4			0000
3010	0	15:0	-	-	_	—	SPIBUSY	—	—	SPITUR	SRMT	SPIROV	SPIRBE	—	SPITBE	—	SPITBF	SPIRBF	0008
5C20	SPI4BUF	31:16 15:0								DATA<	:31:0>								0000
5C30	SPI4BRG	31:16	_	-	-	—	—	—	—	-	_	-	—	-	-	—	-	_	0000
5030		15:0	-	-	_	_	_	_	—					BRG<8:0>					0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except SPIxBUF have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: This register is not available on 64-pin devices.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	F	RMCNT<2:0	>
00.40	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
23:16	_	—	_	—	—		SPIFE	ENHBUF ⁽²⁾
15.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	0N ⁽¹⁾	—	SIDL	DISSDO	MODE32	MODE16	SMP	CKE ⁽³⁾
7.0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	SSEN CKP MS		MSTEN	_	STXISE	L<1:0>	SRXISEL<1:0>	

REGISTER 18-1: SPIxCON: SPI CONTROL REGISTER

Legend:

F	R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-1	n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	FRMEN: Framed SPI Support	bit
		Dir

- 1 = Framed SPI support is enabled (SSx pin used as FSYNC input/output)
- 0 = Framed SPI support is disabled
- bit 30 **FRMSYNC:** Frame Sync Pulse Direction Control on SSx pin bit (only Framed SPI mode) 1 = Frame sync pulse input (Slave mode)
 - 0 = Frame sync pulse output (Master mode)
- bit 29 **FRMPOL:** Frame Sync Polarity bit (only Framed SPI mode)
 - 1 = Frame pulse is active-high
 - 0 = Frame pulse is active-low
- bit 28 MSSEN: Master Mode Slave Select Enable bit
 - 1 = Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit.
 - 0 = Slave select SPI support is disabled.
- bit 27 FRMSYPW: Frame Sync Pulse Width bit
 - 1 = Frame sync pulse is one character wide
 - 0 = Frame sync pulse is one clock wide
- bit 26-24 **FRMCNT<2:0>:** Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed Sync mode.
 - 111 = Reserved
 - 110 = Reserved
 - 101 = Generate a frame sync pulse on every 32 data characters
 - 100 = Generate a frame sync pulse on every 16 data characters
 - 011 = Generate a frame sync pulse on every 8 data characters
 - 010 = Generate a frame sync pulse on every 4 data characters
 - 001 = Generate a frame sync pulse on every 2 data characters
 - 000 = Generate a frame sync pulse on every data character
- bit 23-18 Unimplemented: Read as '0'
- bit 17 SPIFE: Frame Sync Pulse Edge Select bit (only Framed SPI mode)
 - 1 = Frame synchronization pulse coincides with the first bit clock
 - 0 = Frame synchronization pulse precedes the first bit clock
- bit 16 ENHBUF: Enhanced Buffer Enable bit⁽²⁾
 - 1 = Enhanced Buffer mode is enabled
 - 0 = Enhanced Buffer mode is disabled
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - **2:** This bit can only be written when the ON bit = 0.
 - **3:** This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).

REGIST	ER 18-1: SPIxCON: SPI CONTROL REGISTER (CONTINUED)
bit 15	ON: SPI Peripheral On bit ⁽¹⁾
	1 = SPI Peripheral is enabled
bit 11	0 = SPI Peripheral is disabled
bit 14	Unimplemented: Read as '0'
bit 13	SIDL: Stop in Idle Mode bit 1 = Discontinue operation when CPU enters in Idle mode
	0 = Continue operation in Idle mode
bit 12	DISSDO: Disable SDOx pin bit
	1 = SDOx pin is not used by the module (pin is controlled by associated PORT register)
	0 = SDOx pin is controlled by the module
bit 11-10	MODE<32,16>: 32/16-Bit Communication Select bits
	MODE32 MODE16 Communication
	1 x 32-bit 0 1 16-bit
	0 1 16-bit 0 0 8-bit
bit 9	SMP: SPI Data Input Sample Phase bit
	Master mode (MSTEN = 1):
	1 = Input data sampled at end of data output time
	0 = Input data sampled at middle of data output time
	Slave mode (MSTEN = 0):
	SMP value is ignored when SPI is used in Slave mode. The module always uses SMP = 0.
bit 8	CKE: SPI Clock Edge Select bit ⁽³⁾
	1 = Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)
h:+ 7	0 = Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)
bit 7	SSEN: Slave Select Enable (Slave mode) bit 1 = SSx pin used for Slave mode
	0 = SSx pin not used for Slave mode (pin is controlled by port function)
bit 6	CKP: Clock Polarity Select bit
	1 = Idle state for clock is a high level; active state is a low level
	0 = Idle state for clock is a low level; active state is a high level
bit 5	MSTEN: Master Mode Enable bit
	1 = Master mode 0 = Slave mode
bit 4	Unimplemented: Read as '0'
bit 3-2	STXISEL<1:0>: SPI Transmit Buffer Empty Interrupt Mode bits
Dit 0-2	11 = Interrupt is generated when the buffer is not full (has one or more empty elements)
	10 = Interrupt is generated when the buffer is empty by one-half or more
	01 = Interrupt is generated when the buffer is completely empty
	00 = Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are
	complete
bit 1-0	SRXISEL<1:0>: SPI Receive Buffer Full Interrupt Mode bits 11 = Interrupt is generated when the buffer is full
	10 = Interrupt is generated when the buffer is full by one-half or more
	01 = Interrupt is generated when the buffer is not empty
	00 = Interrupt is generated when the last word in the receive buffer is read (i.e., buffer is empty)
	When using the 1.1 DPOLK divisor the user's activises should not used anywrite the mentation " OPP i
Note 1:	When using the 1:1 PBCLK divisor, the user's software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
2:	This bit can only be written when the ON bit = 0 .
3:	This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI
0.	mode (FRMEN = 1).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
31:24	—	—	—		R	XBUFELM<4:0	0>	
00.40	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
23:16	—	—	—		Tک	(BUFELM<4:()>	
45.0	U-0	U-0	U-0	U-0	R-0	U-0	U-0	R-0
15:8	—	—	—	_	SPIBUSY	_	_	SPITUR
7.0	R-0	R/W-0	R-0	U-0	R-1	U-0	R-0	R-0
7:0	SRMT	SPIROV	SPIRBE		SPITBE		SPITBF	SPIRBF

REGISTER 18-2: SPIxSTAT: SPI STATUS REGISTER

Legend:	C = Clearable bit	HS = Set in hardware	
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31-29 Unimplemented: Read as '0'
- bit 28-24 **RXBUFELM<4:0>:** Receive Buffer Element Count bits (only valid when ENHBUF = 1)
- bit 23-21 Unimplemented: Read as '0'
- bit 20-16 **TXBUFELM<4:0>:** Transmit Buffer Element Count bits (only valid when ENHBUF = 1)
- bit 15-12 Unimplemented: Read as '0'
- bit 11 SPIBUSY: SPI Activity Status bit 1 = SPI peripheral is currently busy with some transactions 0 = SPI peripheral is currently idle
 - Unimplemented: Read as '0'
- bit 10-9
- bit 8 SPITUR: Transmit Under Run bit
 - 1 = Transmit buffer has encountered an underrun condition
 - 0 = Transmit buffer has no underrun condition

This bit is only valid in Framed Sync mode; the underrun condition must be cleared by disabling/re-enabling the module.

- bit 7 **SRMT:** Shift Register Empty bit (only valid when ENHBUF = 1)
 - 1 = When SPI module shift register is empty
 - 0 = When SPI module shift register is not empty
- bit 6 SPIROV: Receive Overflow Flag bit
 - 1 = A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register.
 - 0 = No overflow has occurred
 - This bit is set in hardware; can only be cleared (= 0) in software.
- bit 5 **SPIRBE:** RX FIFO Empty bit (only valid when ENHBUF = 1) 1 = RX FIFO is empty (CRPTR = SWPTR) 0 = RX FIFO is not empty (CRPTR \neq SWPTR)
- bit 4 Unimplemented: Read as '0'
- bit 3 SPITBE: SPI Transmit Buffer Empty Status bit
 - 1 = Transmit buffer, SPIxTXB is empty
 - 0 = Transmit buffer, SPIxTXB is not empty
 - Automatically set in hardware when SPI transfers data from SPIxTXB to SPIxSR.
 - Automatically cleared in hardware when SPIxBUF is written to, loading SPIxTXB.
- bit 2 Unimplemented: Read as '0'

REGISTER 18-2: SPIxSTAT: SPI STATUS REGISTER

- bit 1 SPITBF: SPI Transmit Buffer Full Status bit
 - 1 = Transmit not yet started, SPITXB is full
 - 0 = Transmit buffer is not full

Standard Buffer Mode:

Automatically set in hardware when the core writes to the SPIBUF location, loading SPITXB. Automatically cleared in hardware when the SPI module transfers data from SPITXB to SPISR.

Enhanced Buffer Mode:

Set when CWPTR + 1 = SRPTR; cleared otherwise

SPIRBF: SPI Receive Buffer Full Status bit

1 = Receive buffer, SPIxRXB is full

0 = Receive buffer, SPIxRXB is not full

Standard Buffer Mode:

bit 0

Automatically set in hardware when the SPI module transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when SPIxBUF is read from, reading SPIxRXB.

Enhanced Buffer Mode:

Set when SWPTR + 1 = CRPTR; cleared otherwise

19.0 INTER-INTEGRATED CIRCUIT (I²C)

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 24. "Inter-Integrated Circuit (I²C)" (DS60001116) in the "*PIC32 Family Reference Manual*", which is available from the Microchip web site (www.microchip.com/PIC32). The I^2C module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard. Figure 19-1 illustrates the I^2C module block diagram.

Each I^2C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I²C module offers the following key features:

- I²C interface supporting both master and slave operation
- I²C Slave mode supports 7-bit and 10-bit addressing
- I²C Master mode supports 7-bit and 10-bit addressing
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for the I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation; detects bus collision and arbitrates accordingly
- Provides support for address bit masking

PIC32MX5XX/6XX/7XX





19.1 Control Registers

TABLE 19-1: I2C1THROUGH I2C5 REGISTER MAP

SS										Bi	ts								Τ
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5000	I2C3CON	31:16				—			—			—				_			0000
		15:0	ON	_	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
5010	I2C3STAT	31:16 15:0	— ACKSTAT	— TRSTAT				BCL	— GCSTAT	ADD10		– I2COV	— D/A	— P		 R/W	— RBF	— TBF	0000
5020	I2C3ADD	31:16	_	-	_	_	_	_	_	_	_	-	_	-	-	_	_	_	0000
5020	IZCSADD	15:0		_	_	_	_	_					ADD	<9:0>					0000
5030	I2C3MSK	31:16	_	_		_	_	_	—	—	_	-		_			_	_	0000
5030	120310131	15:0	-	—		_		—					MSK	<9:0>					0000
5040	I2C3BRG	31:16	_	_	_	_	_	—	—	_	_	_		_			—	_	0000
5040	IZCODRG	15:0	_	—	-						Ba	ud Rate Ger	erator Regis	ster					0000
5050	I2C3TRN	31:16	-	—		_		—	_	_		_		_			—	_	0000
5050	12031 KIN	15:0	-	—		_		—	_	_				Transmit	Register				0000
5060	I2C3RCV	31:16	_	—	_	—	_	—	-	_	_	_		_			—	_	0000
0000	12001101	15:0	—	—	—	—	—	—	—	—				Receive	Register				0000
5100	I2C4CON	31:16	-	—	_		—	_		_	—			—				—	0000
0100	12010011	15:0	ON	—	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
5110	I2C4STAT	31:16	—	—	—		—	—	—	—	—	—	—	—	—	—	—	—	0000
0110	120101/11	15:0	ACKSTAT	TRSTAT	—		—	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
5120	I2C4ADD	31:16	—	—	_	_	_	—	—	—	—	_	—	—	—	—	—	—	0000
0120	12017188	15:0	—	—	_	_	_	—					ADD	<9:0>					0000
5130	I2C4MSK	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0100	1201111011	15:0	—	—	_	_	_	—					MSK	<9:0>					0000
5140	I2C4BRG	31:16	—	—	_	_	—	_	—	—	—	_	—	—	—	—	—	—	0000
01.10	1201.010	15:0	—	—	—	—			•		Ba	ud Rate Ger	erator Regis	ster					0000
5150	I2C4TRN	31:16	_	_	_		_	_		_	—		—	—	—	—	—	—	0000
		15:0	_	_	_		_	—		—				Transmit	Register				0000
5160	I2C4RCV	31:16	_	_	—	—		—	_		_	—	—		—	—	—	—	0000
		15:0	_	_		_	_	—		_				Receive	Register				0000
5200	I2C5CON	31:16	-	_						- CMEN	— GCEN	— STREN	— ACKDT	— ACKEN		— PEN		— SEN	0000
		15:0	ON	_	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN							RSEN		1000
5210	I2C5STAT	31:16			—		_			-	-	-	— D/A			-	-		0000
		15:0	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
5220	I2C5ADD	31:16	-	_			_	_	-	—	—	—	-		—	—	—	—	0000
		15:0	— P	—	_	_	-	_	un in hoxada				ADD	<9:0>					0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except I2CxRCV have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

PIC32MX5XX/6XX/7XX

2: This register is not available on 64-pin devices.

TABLE 19-1: I2C1THROUGH I2C5 REGISTER MAP (CONTINUED)

ess							•			Bi	ts								
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5230	I2C5MSK	31:16	-	—	—	_		_	—	-	_	_		_	—	—	_		0000
5230	IZCONISK	15:0	-	—	—	-		_					MSK	<9:0>				-	0000
5240	I2C5BRG	31:16	_	_	_	—	_	—	—	—	_	—	_	—	—		-	_	0000
5240		15:0	—	—	—	—					Ba	ud Rate Ger	erator Regi	ster			•		0000
5250	I2C5TRN	31:16	—	—	—	—	_	—	_	—	_	—	—	—	—		—	—	0000
0200		15:0	—	_	_	—	_	—	_	_		-		Transmit	Register		•		0000
5260	I2C5RCV	31:16	-			_	_	_		_	_	—	—	—		_	—	_	0000
		15:0	-		—	—		—		_				Receive	Register				0000
5300	I2C1CON	31:16	_	—	—	—	—	—	—	—	_	—	—	—	—	—	—	—	0000
		15:0	ON	_	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
5310	I2C1STAT	31:16	—	_	_	_	_	_	—	—	_	—	—	_	_		—	_	0000
			ACKSTAT	TRSTAT	—	—	—	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
5320	I2C1ADD	31:16	_	_	—	—	_		—		_	_		_	—		—	—	0000
		15:0	_	_	_	_	_	-					ADD	<9:0>					0000
5330	I2C1MSK	31:16	_	_	_	_	_	-	_	-	_	_	—	-	_	-	—	—	0000
		15:0	_		_	_		_					MSK	<9:0>					0000
5340	I2C1BRG	31:16	_			_	_	—		_	-	-		_	—		-	_	0000
-		15:0	_			_					Ва	ud Rate Ger	Ū.	ster			1		0000
5350	I2C1TRN	31:16	_	—	—	_	_	_	_	_	_	_	—		—	—	—	—	0000
		15:0	_	_	_	_	_	_		_				Transmit	Register				0000
5360	I2C1RCV	31:16 15:0	_	_				—			—	—	—	- Deseive		—	—	—	0000
								_						Receive					
5400	12C2CON(2)	31:16 15:0	ON		-	-		-	— DI001144	-	-	— STREN	— ACKDT			-		-	0000
				_	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN					PEN	RSEN	SEN	1000
5410	12C2STAT ⁽²⁾	31:16			_	_	_	— DCI	— 	-	-	-	— D/A	— P	-	— •	-	— TDF	0000
		15:0 31:16	ACKSTAT	TRSTAT		_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
5420	12C2ADD(2)	15:0				_	_		_	-	—	—		 <9:0>	—		_	—	0000
		31:16	_			_		_	_		_		ADD	<9.0>			_	_	0000
5430	12C2MSK ⁽²⁾	15:0							_	_	_	_	 MSK	<0.0>	_		_	_	0000
		31:16									_			< 3.02				_	0000
5440	I2C2BRG ⁽²⁾	15:0	_			_	_	_	_		Ra	ud Rate Ger	erator Regi	ster	_				0000
		31:16	_	_	_	_	_	_	_	_	Da				_		_	_	0000
5450	I2C2TRN ⁽²⁾	15:0	_	_	_	_	_		_					Transmit	Register				0000
		31:16	_	_	_	_		_	_	_	_	_	_				_	_	0000
5460	12C2RCV ⁽²⁾	15:0	_	_	_	_	_	_	_	_				Receive	Register				0000
Legen								Les are show	l 	aire al				110001100					0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except I2CxRCV have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: This register is not available on 64-pin devices.

PIC32MX5XX/6XX/7XX

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	—	—	_	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		—	—	_	—	—	—	—
45.0	R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	—	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN
7.0	R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC
7:0	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN

REGISTER 19-1: I2CxCON: I²C CONTROL REGISTER

Legend:	HC = Cleared by hardwar	e	
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** I²C Enable bit⁽¹⁾
 - 1 = Enables the I²C module and configures the SDA and SCL pins as serial port pins
 - 0 = Disables the I²C module; all I²C pins are controlled by PORT functions
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation when device enters Idle mode
- bit 12 **SCLREL:** SCLx Release Control bit (when operating as I²C slave)
 - 1 = Release SCLx clock

0 = Hold SCLx clock low (clock stretch)

If STREN = 1:

Bit is R/W (software can write '0' to initiate stretch and write '1' to release clock). Cleared by hardware at the beginning of a slave transmission and at the end of slave reception.

If STREN = 0:

Bit is R/S (software can only write '1' to release clock). Cleared by hardware at the beginning of slave transmission.

- bit 11 STRICT: Strict I²C Reserved Address Rule Enable bit
 - 1 = Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space.
 - 0 = Strict I²C reserved address rule is not enabled
- bit 10 A10M: 10-bit Slave Address bit
 - 1 = I2CxADD is a 10-bit slave address
 - 0 = I2CxADD is a 7-bit slave address
- bit 9 DISSLW: Disable Slew Rate Control bit
 - 1 = Slew rate control is disabled
 - 0 = Slew rate control is enabled
- bit 8 SMEN: SMBus Input Levels bit
 - 1 = Enable I/O pin thresholds compliant with SMBus specification
 - 0 = Disable SMBus input thresholds
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

0 = Start condition is not in progress

I2CxCON: I²C CONTROL REGISTER (CONTINUED) REGISTER 19-1: **GCEN:** General Call Enable bit (when operating as I²C slave) bit 7 1 = Enable interrupt when a general call address is received in the I2CxRSR (module is enabled for reception) 0 = General call address is disabled STREN: SCLx Clock Stretch Enable bit (when operating as I²C slave) bit 6 Used in conjunction with SCLREL bit. 1 = Enable software or receive clock stretching 0 = Disable software or receive clock stretching bit 5 ACKDT: Acknowledge Data bit (when operating as I²C master, applicable during master receive) Value that is transmitted when the software initiates an acknowledge sequence. 1 = Send NACK during an acknowledge 0 = Send ACK during an acknowledge bit 4 ACKEN: Acknowledge Sequence Enable bit (when operating as I²C master, applicable during master receive) 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence. 0 = Acknowledge sequence not in progress bit 3 **RCEN:** Receive Enable bit (when operating as I²C master) 1 = Enables Receive mode for l^2C . Hardware clear at end of eighth bit of master receive data byte. 0 = Receive sequence is not in progress **PEN:** Stop Condition Enable bit (when operating as I²C master) bit 2 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence. 0 = Stop condition is not in progress **RSEN:** Repeated Start Condition Enable bit (when operating as I²C master) bit 1 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence. 0 = Repeated Start condition is not in progress **SEN:** Start Condition Enable bit (when operating as I²C master) bit 0 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.

- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the
 - SYSCLK cycle immediately following the instruction that clears the module's ON bit.

Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit
Range	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	_	-	—	—	—	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	_	_	_	_	—	_	_
45.0	R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC
15:8	ACKSTAT	TRSTAT	_	—	—	BCL	GCSTAT	ADD10
7.0	R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
7:0	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF

REGISTER 19-2: I2CxSTAT: I²C STATUS REGISTER

Legend:	HS = Set by hardware	HSC = Hardware set/clear	red
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	C = Clearable bit

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ACKSTAT:** Acknowledge Status bit (when operating as I²C master, applicable to master transmit operation) This bit is set or cleared by hardware at the end of a slave Acknowledge.
 - 1 = NACK received from slave
 - 0 = ACK received from slave
- bit 14 **TRSTAT:** Transmit Status bit (when operating as I²C master, applicable to master transmit operation) This bit is set by hardware at the beginning of a master transmission, and is cleared by hardware at the end of a slave Acknowledge.
 - 1 = Master transmit is in progress (8 bits + ACK)
 - 0 = Master transmit is not in progress
- bit 13-11 Unimplemented: Read as '0'
- bit 10 BCL: Master Bus Collision Detect bit

This bit is set by hardware at the detection of a bus collision.

- 1 = A bus collision has been detected during a master operation
- 0 = No collision
- bit 9 GCSTAT: General Call Status bit

This bit is set by hardware when the address matches the general call address, and is cleared by hardware clear at a Stop detection.

- 1 = General call address was received
- 0 = General call address was not received

bit 8 ADD10: 10-bit Address Status bit

This bit is set by hardware upon a match of the 2nd byte of the matched 10-bit address, and is cleared by hardware at a Stop detection.

- 1 = 10-bit address was matched
- 0 = 10-bit address was not matched

bit 7 IWCOL: Write Collision Detect bit

- This bit is set by hardware at the occurrence of a write to I2CxTRN while busy (cleared by software).
- 1 = An attempt to write the I2CxTRN register failed because the I^2C module is busy
- 0 = No collision

bit 6 I2COV: Receive Overflow Flag bit

- This bit is set by hardware at an attempt to transfer I2CxRSR to I2CxRCV (cleared by software).
- 1 = A byte was received while the I2CxRCV register is still holding the previous byte
- 0 = No overflow

I2CxSTAT: I²C STATUS REGISTER (CONTINUED) REGISTER 19-2: **D_A:** Data/Address bit (when operating as I²C slave) bit 5 This bit is cleared by hardware upon a device address match, and is set by hardware by reception of the slave byte. 1 = Indicates that the last byte received was data 0 = Indicates that the last byte received was device address bit 4 P: Stop bit This bit is set or cleared by hardware when a Start, Repeated Start, or Stop condition is detected. 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last bit 3 S: Start bit This bit is set or cleared by hardware when a Start, Repeated Start, or Stop condition is detected. 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last **R_W:** Read/Write Information bit (when operating as I²C slave) bit 2 This bit is set or cleared by hardware after reception of an I²C device address byte. 1 = Read – indicates data transfer is output from slave 0 = Write - indicates data transfer is input to slave **RBF:** Receive Buffer Full Status bit bit 1 This bit is set by hardware when the I2CxRCV register is written with a received byte, and is cleared by hardware when software reads I2CxRCV. 1 = Receive complete, I2CxRCV is full 0 = Receive not complete, I2CxRCV is empty bit 0 TBF: Transmit Buffer Full Status bit This bit is set by hardware when software writes to the I2CxTRN register, and is cleared by hardware upon completion of data transmission.

1 = Transmit in progress, I2CxTRN is full

0 = Transmit complete, I2CxTRN is empty

20.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS60001107) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The UART module is one of the serial I/O modules available in the PIC32MX5XX/6XX/7XX family of devices. The UART is a full-duplex, asynchronous communication channel that communicates with peripheral devices and personal computers through protocols, such as RS-232, RS-485, LIN 1.2 and IrDA[®]. The module also supports the hardware flow control option, with UXCTS and UXRTS pins, and also includes an IrDA encoder and decoder.

The following are primary features of the UART module:

- Full-duplex, 8-bit or 9-bit data transmission
- Even, Odd or No Parity options (for 8-bit data)
- · One or two Stop bits
- Hardware auto-baud feature
- Hardware flow control option
- Fully integrated Baud Rate Generator (BRG) with 16-bit prescaler
- Baud rates ranging from 76 bps to 20 Mbps at 80 MHz
- 8-level deep First-In-First-Out (FIFO) transmit data buffer
- 8-level deep FIFO receive data buffer
- Parity, framing and buffer overrun error detection
- Support for interrupt-only on address detect (ninth bit = 1)
- · Separate transmit and receive interrupts
- Loopback mode for diagnostic support
- LIN 2.1 Protocol support
- IrDA encoder and decoder with 16x baud clock output for external IrDA encoder/decoder support

Figure 20-1 illustrates a simplified block diagram of the UART module.



FIGURE 20-1: UART SIMPLIFIED BLOCK DIAGRAM

PIC32MX5XX/6XX/7XX

Figure 20-2 and Figure 20-3 illustrate typical receive and transmit timing for the UART module.

FIGURE 20-2: UART RECEPTION



FIGURE 20-3: TRANSMISSION (8-BIT OR 9-BIT DATA)



20.1 Control Registers

TABLE 20-1: UART1 THROUGH UART6 REGISTER MAP

SSS										Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6000	U1MODE ⁽¹⁾	31:16	_	_	—	_			_	_	_	—		_	_	_			0000
0000	UTWODE	15:0	ON	—	SIDL	IREN	RTSMD	_	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6010	U1STA ⁽¹⁾	31:16	—	—	—	—	—	-	—	ADM_EN			1	ADDR			1	-	0000
0010	0101/1	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6020	U1TXREG	31:16	_	_	-	_	—		_	—	_	—	—	—	—	—	—	_	0000
		15:0	_	—	-	—	-	_	_	TX8		1		Transmit	Register	1			0000
6030	U1RXREG	31:16	—	—	-	—	—	—	—	—	—	—	—	—	—	—	—	_	0000
		15:0	—			—	—	_		RX8				Receive	Register				0000
6040	U1BRG ⁽¹⁾	31:16	—	—	—	—	—	—	—	—	_	—	—	—	—	—	—	_	0000
		15:0								BRG<									0000
6200	U4MODE ⁽¹⁾	31:16		_	—	_	—	_	_	_	_	—	—	—	—	—	—	_	0000
		15:0	ON	_	SIDL	IREN	—	—	—	—	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6210	U4STA ⁽¹⁾	31:16	_	—	—	—	—	—	—	ADM_EN				ADDR					0000
		15:0	UTXISE		UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6220	U4TXREG	31:16	_	_		_	-	_	_	-	-	-	_		_	_	_	_	0000
		15:0	_	_		_	_		_	TX8		1		Transmit	Register				0000
6230	U4RXREG	31:16	_				_				_	—	—			—	_	_	0000
		15:0	_				_			RX8		1		Receive	Register				0000
6240	U4BRG ⁽¹⁾	31:16	_		—		_	_	_	_	-	_	_	_	_			_	0000
		15:0								BRG<		1							0000
6400	U3MODE ⁽¹⁾	31:16	-	_	-	—	_	_	—	—		—	—	—	—	_	—	-	0000
		15:0	ON	_	SIDL	IREN	RTSMD			<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6410	U3STA ⁽¹⁾	31:16	-		—	—	—			ADM_EN				ADDR					0000
		15:0	UTXISE		UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT		EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6420	U3TXREG	31:16	_			_	_		_	-	_	_	—		-	—	_	_	0000
		15:0	_				_	_		TX8		1		Transmit	Register				0000
6430	U3RXREG	31:16	_				_			-	—	_	—	—	—			_	0000
		15:0	_				_	_		RX8		1		Receive	Register				0000
6440	U3BRG ⁽¹⁾	31:16	_	—	-	—	—	_	_		-	_	—	—	—	—	—	—	0000
		15:0								BRG<									0000
6600	U6MODE ⁽¹⁾	31:16	-	—	-	—	—	—	—	—		—	—	—	—	-	—	-	0000
		15:0	ON	—	SIDL	IREN	—	—	—	—	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6610	U6STA ⁽¹⁾	31:16	—	—	—	—	—	—	—	ADM_EN				ADDR					0000
		15:0	UTXISE	EL<1:0> eset; — = ur	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 20-1: UART1 THROUGH UART6 REGISTER MAP (CONTINUED)

ess										Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6620	U6TXREG	31:16	_	_	_	_	_			_	_	_	—	_	_	_	_	_	000
0020	UDIAREG	15:0	_	-	_	_	_			TX8				Transmit	Register				000
6630	U6RXREG	31:16	_	_	_	_	_	_	_		—	_	—	—	_	_	_	—	000
0030	UOKAREG	15:0	_	-	_	_	_			RX8				Receive	Register				000
6640	U6BRG ⁽¹⁾	31:16	—	—	—	—	—	_	_	—	_	—	—	_	—	_	—	—	000
0040	OODING	15:0		-	-	-				BRG<	15:0>				-	-			000
6800	U2MODE ⁽¹⁾	31:16	_				_	_		—	_	—	—	_			—	_	000
0000		15:0	ON	—	SIDL	IREN	RTSMD	_	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	000
6810	U2STA ⁽¹⁾	31:16	_	—	—	—	—	_	_	ADM_EN				ADDR	-	-			000
0010	02017	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	011
6820	U2TXREG	31:16	—	—	—	—	—	—	—	—	—	—	—		—	—	—	—	000
0020		15:0	—	—	—	—	-	_	_	TX8				Transmit	Register			r	000
6830	U2RXREG	31:16	—	—	—	—	—	—	_	—	—	—	_		—	—	—	—	000
		15:0	_	—	—	—	—	_	_	RX8				Receive	Register	1		1	000
6840	U2BRG ⁽¹⁾	31:16	_				—	—	—	—	—	—	—				—	—	000
		15:0								BRG<	15:0>								000
6A00	U5MODE ⁽¹⁾	31:16	_	—	—	—	—			—	—	—	—	_	—	—	—	—	000
		15:0	ON	_	SIDL	IREN	-	_	_	—	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	000
6A10	U5STA ⁽¹⁾	31:16	_	—	—	—	_	—	—	ADM_EN				ADDR					000
		15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT		EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	011
6A20	U5TXREG	31:16	_				_			-	_	—	—	-	-		—	—	000
		15:0	_				_			TX8				Transmit	Register				000
6A30	U5RXREG	31:16	_	_	_	_	—	_	_	— DV0	—	—	—	-	—	—	—	—	000
		15:0	_	—	_	_		_	_	RX8				Receive	Register				000
6A40	U5BRG ⁽¹⁾	31:16	_	—	_	_	-	—	—	-	45.0	—	—		—	—	—	—	000
Legend		15:0				d, read as '0				BRG<	15:0>								000

DS60001156J-page 206

This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		—	_	_	—	_	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		—	_	—	—	-	_	—
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	—	SIDL	IREN	RTSMD	-	UEN	<1:0>
7.0	R/W-0	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL	<1:0>	STSEL

REGISTER 20-1: UXMODE: UARTX MODE REGISTER

Legend:		HC = Cleared by hard	ware
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** UARTx Enable bit⁽¹⁾
 - 1 = UARTx is enabled. UARTx pins are controlled by UARTx as defined by UEN<1:0> and UTXEN control bits.
 - 0 = UARTx is disabled. All UARTx pins are controlled by corresponding bits in the PORTx, TRISx and LATx registers; UARTx power consumption is minimal.
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue operation when device enters Idle mode
 - 0 = Continue operation when device enters Idle mode
- bit 12 IREN: IrDA Encoder and Decoder Enable bit
 - 1 = IrDA is enabled
 - 0 = IrDA is disabled
- bit 11 **RTSMD:** Mode Selection for UxRTS Pin bit
 - $1 = \overline{\text{UxRTS}}$ pin is in Simplex mode
 - $0 = \overline{\text{UxRTS}}$ pin is in Flow Control mode
- bit 10 Unimplemented: Read as '0'
- bit 9-8 UEN<1:0>: UARTx Enable bits
 - 11 = UxTX, UxRX and UxBCLK pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register
 - 10 = UxTX, UxRX, $\overline{\text{UxCTS}}$ and $\overline{\text{UxRTS}}$ pins are enabled and used
 - 01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register
 - 00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by corresponding bits in the PORTx register
- bit 7 WAKE: Enable Wake-up on Start bit Detect During Sleep Mode bit
 - 1 = Wake-up is enabled
 - 0 = Wake-up is disabled
- bit 6 LPBACK: UARTx Loopback Mode Select bit
 - 1 = Loopback mode is enabled
 - 0 = Loopback mode is disabled
- **Note 1:** When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 20-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

- bit 5 **ABAUD:** Auto-Baud Enable bit 1 = Enable baud rate measurement on the next character – requires reception of Sync character (0x55);
 - cleared by hardware upon completion 0 = Baud rate measurement disabled or completed
- bit 4 **RXINV:** Receive Polarity Inversion bit
 - 1 = UxRX Idle state is '0'
 - 0 = UxRX Idle state is '1'
- bit 3 BRGH: High Baud Rate Enable bit
 - 1 = High-Speed mode 4x baud clock enabled
 - 0 = Standard Speed mode 16x baud clock enabled
- bit 2-1 **PDSEL<1:0>:** Parity and Data Selection bits
 - 11 = 9-bit data, no parity
 - 10 = 8-bit data, odd parity
 - 01 = 8-bit data, even parity
 - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Selection bit
 - 1 = 2 Stop bits
 - 0 = 1 Stop bit
- **Note 1:** When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0			
31:24	_	—	_	_	—	—	—	ADM_EN			
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	ADDR<7:0>										
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0	R-0	R-1			
15:8	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT			
7.0	R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/W-0, HS	R-0			
7:0	URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA			

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

Legend:	HS = Set by hardware	HC = Cleared by hardwar	re	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-25 Unimplemented: Read as '0'

- bit 24 ADM_EN: Automatic Address Detect Mode Enable bit
 - 1 = Automatic Address Detect mode is enabled
 - 0 = Automatic Address Detect mode is disabled
- bit 23-16 ADDR<7:0>: Automatic Address Mask bits

When the ADM_EN bit is '1', this value defines the address character to use for automatic address detection.

- bit 15-14 UTXISEL<1:0>: TX Interrupt Mode Selection bits
 - 11 = Reserved, do not use
 - 10 = Interrupt is generated and asserted while the transmit buffer is empty
 - 01 = Interrupt is generated and asserted when all characters have been transmitted
 - 00 = Interrupt is generated and asserted while the transmit buffer contains at least one empty space
- bit 13 UTXINV: Transmit Polarity Inversion bit
 - If IrDA mode is disabled (i.e., IREN (UxMODE<12>) is '0'):
 - 1 = UxTX Idle state is '0'
 - 0 = UxTX Idle state is '1'

If IrDA mode is enabled (i.e., IREN (UxMODE<12>) is '1'):

- 1 = IrDA encoded UxTX Idle state is '1'
- 0 = IrDA encoded UxTX Idle state is '0'
- bit 12 URXEN: Receiver Enable bit
 - 1 = UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)
 - 0 = UARTx receiver is disabled. UxRX pin is ignored by the UARTx module. UxRX pin is controlled by port.
- bit 11 UTXBRK: Transmit Break bit
 - 1 = Send Break on next transmission. Start bit followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion.
 - 0 = Break transmission is disabled or completed
- bit 10 UTXEN: Transmit Enable bit
 - 1 = UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)
 - 0 = UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset. UxTX pin is controlled by port.
- bit 9 UTXBF: Transmit Buffer Full Status bit (read-only)
 - 1 = Transmit buffer is full
 - 0 = Transmit buffer is not full, at least one more character can be written

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

- bit 8 **TRMT:** Transmit Shift Register is Empty bit (read-only) 1 = Transmit shift register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit shift register is not empty, a transmission is in progress or queued in the transmit buffer bit 7-6 URXISEL<1:0>: Receive Interrupt Mode Selection bit 11 = Reserved 10 = Interrupt flag bit is asserted while receive buffer is 3/4 or more full (has 6 or more data characters) 01 = Interrupt flag bit is asserted while receive buffer is 1/2 or more full (has 4 or more data characters) 00 = Interrupt flag bit is asserted while receive buffer is not empty (has at least 1 data character) **ADDEN:** Address Character Detect bit (bit 8 of received data = 1) bit 5 1 = Address Detect mode is enabled. If 9-bit mode is not selected, this control bit has no effect. 0 = Address Detect mode is disabled bit 4 **RIDLE:** Receiver Idle bit (read-only) 1 =Receiver is idle 0 = Data is being received bit 3 PERR: Parity Error Status bit (read-only) 1 = Parity error has been detected for the current character 0 = Parity error has not been detected FERR: Framing Error Status bit (read-only) bit 2 1 = Framing error has been detected for the current character 0 = Framing error has not been detected bit 1 **OERR:** Receive Buffer Overrun Error Status bit. This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OERR bit resets the receiver buffer and RSR to an empty state.
 - 1 = Receive buffer has overflowed
 - 0 = Receive buffer has not overflowed
- bit 0 **URXDA:** Receive Buffer Data Available bit (read-only)
 - 1 = Receive buffer has data, at least one more character can be read
 - 0 = Receive buffer is empty

21.0 PARALLEL MASTER PORT (PMP)

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Parallel Master Port (PMP)" (DS60001128) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The PMP is a parallel 8-bit/16-bit input/output module specifically designed to communicate with a wide variety of parallel devices, such as communications peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP module is highly configurable. Figure 21-1 shows the PMP module pinout and its connections to external devices.

The following are key features of the PMP module:

- 8-bit and 16-bit interface
- Up to 16 programmable address lines
- Up to two Chip Select lines
- Programmable strobe options
 - Individual read and write strobes, or
 - Read/Write strobe with enable strobe
- Address auto-increment/auto-decrement
- · Programmable address/data multiplexing
- Programmable polarity on control signals
- · Parallel Slave Port support
 - Legacy addressable
 - Address support
 - 4-byte deep auto-incrementing buffer
- · Programmable wait states
- · Operates during Sleep and Idle modes
- Fast bit manipulation using CLR, SET and INV registers

Note: On 64-pin devices, the PMD<15:8> data pins are not available.



FIGURE 21-1: PMP MODULE PINOUT AND CONNECTIONS TO EXTERNAL DEVICES

21.1 Control Registers

TABLE 21-1: PARALLEL MASTER PORT REGISTER MAP

ess			Bits																
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
7000	PMCON	31:16	_	_	—	_	_	_	_	_		_	—	_	—	_	—	_	0000
1000	1 MOON	15:0	ON	—	SIDL	ADRMU	JX<1:0>	PMPTTL	PTWREN	PTRDEN	CSF	<1:0>	ALP	CS2P	CS1P	_	WRSP	RDSP	0000
7010	PMMODE	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
7010	PIVIIVIODE	15:0	BUSY	IRQM	l<1:0>	INCM	l<1:0>	MODE16	MODE	<1:0>	WAITE	3<1:0>		WAITN	A<3:0>		WAITE	<1:0>	0000
7020	PMADDR	31:16	_	_	_	_	-	-	_	Ι	_	_	-	_	_	_	_	_	0000
7020	PIVIADUR	15:0	CS2EN/A15	CS2EN/A15 CS1EN/A14 ADDR<13:0> 000									0000						
7000	DMDOUIT	31:16								DATAOL	T .04.0								0000
7030	PMDOUT	15:0								DATAOU	1<31:0>								0000
7040	PMDIN	31:16								DATAIN	.04.0								0000
7040	PIVIDIN	15:0								DATAIN	<31:0>								0000
7050	PMAEN	31:16	_	_	_	_	—	_	_	_	_	_	_	_	_	_	_	_	0000
7050	PMAEN	15:0								PTEN-	:15:0>								0000
7000	DMOTAT	31:16	_	—	_	—	—	—	_	_	_	_	—	_	_	—	_	_	0000
7060	PMSTAT	15:0	IBF	IBOV	_	-	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	—		OB3E	OB2E	OB1E	OB0E	008F

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_		—	_		—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	_	_	-	—	_	—	—
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	0N ⁽¹⁾	_	SIDL	ADRML	JX<1:0>	PMPTTL	PTWREN	PTRDEN
7:0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0
	CSF<	1:0> ⁽²⁾	ALP ⁽²⁾	_	CS1P ⁽²⁾		WRSP	RDSP

REGISTER 21-1: PMCON: PARALLEL PORT CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Parallel Master Port Enable bit⁽¹⁾
 - 1 = PMP is enabled
 - 0 = PMP is disabled, no off-chip access performed
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation when device enters Idle mode

bit 12-11 ADRMUX<1:0>: Address/Data Multiplexing Selection bits

- 11 = All 16 bits of address are multiplexed on PMD<15:0> pins
- 10 = All 16 bits of address are multiplexed on PMD<7:0> pins
- 01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper bits are on PMA<15:8>
- 00 = Address and data appear on separate pins
- bit 10 **PMPTTL:** PMP Module TTL Input Buffer Select bit
 - 1 = PMP module uses TTL input buffers
 - 0 = PMP module uses Schmitt Trigger input buffer
- bit 9 **PTWREN:** Write Enable Strobe Port Enable bit
 - 1 = PMWR/PMENB port is enabled
 - 0 = PMWR/PMENB port is disabled
- bit 8 **PTRDEN:** Read/Write Strobe Port Enable bit
 - 1 = PMRD/PMWR port is enabled
 - 0 = PMRD/PMWR port is disabled
- bit 7-6 CSF<1:0>: Chip Select Function bits⁽²⁾
 - 11 = Reserved
 - 10 = PMCS2 and PMCS1 function as Chip Select
 - 01 = PMCS2 functions as Chip Select, PMCS1 functions as address bit 14
 - 00 = PMCS2 and PMCS1 function as address bits 15 and $14^{(2)}$
- bit 5 ALP: Address Latch Polarity bit⁽²⁾
 - 1 = Active-high (PMALL and PMALH)
 - $0 = \text{Active-low} (\overline{\text{PMALL}} \text{ and } \overline{\text{PMALH}})$
- bit 4 Unimplemented: Read as '0'
 - **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON control bit.
 - 2: These bits have no effect when their corresponding pins are used as address lines.

REGISTER 21-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)

- bit 3 **CS1P:** Chip Select 0 Polarity bit⁽²⁾
 - 1 = Active-high (PMCS1)
 - $0 = \text{Active-low}(\overline{\text{PMCS1}})$
- bit 2 Unimplemented: Read as '0'
- bit 1 WRSP: Write Strobe Polarity bit
 - For Slave Modes and Master mode 2 (PMMODE<9:8> = 00,01,10):
 - 1 = Write strobe active-high (PMWR)
 - $0 = Write strobe active-low (\overline{PMWR})$

For Master mode 1 (PMMODE<9:8> = 11):

- 1 = Enable strobe active-high (PMENB)
- 0 = Enable strobe active-low (PMENB)
- bit 0 RDSP: Read Strobe Polarity bit
 - For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10):
 - 1 = Read Strobe active-high (PMRD)
 - 0 = Read Strobe active-low (PMRD)

For Master mode 1 (PMMODE<9:8> = 11):

- 1 = Read/write strobe active-high (PMRD/ \overline{PMWR})
- 0 = Read/write strobe active-low (PMRD/PMWR)
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON control bit.
 - 2: These bits have no effect when their corresponding pins are used as address lines.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-	—		_	_		_	—
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		—						—
45.0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
15:8	BUSY	IRQM	<1:0>	1:0> INCM-		_	MODE	<1:0>
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	WAITB	<1:0> ⁽¹⁾	WAITM<3:0> ⁽¹⁾				WAITE<1:0> ⁽¹⁾	

REGISTER 21-2: PMMODE: PARALLEL PORT MODE REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **BUSY:** Busy bit (only Master mode)
 - 1 = Port is busy
 - 0 = Port is not busy
- bit 14-13 IRQM<1:0>: Interrupt Request Mode bits
 - 11 = Reserved
 - 10 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA<1:0> =11 (only Addressable Slave mode)
 - 01 = Interrupt generated at the end of the read/write cycle
 - 00 = Interrupt is not generated
- bit 12-11 INCM<1:0>: Increment Mode bits
 - 11 = Slave mode read and write buffers auto-increment (only PMMODE<1:0> = 00)
 - 10 = Decrement ADDR<10:2> and ADDR<14> by 1 every read/write cycle⁽²⁾
 - 01 = Increment ADDR<10:2> and ADDR<14> by 1 every read/write cycle⁽²⁾
 - 00 = No increment or decrement of address

bit 10 Unimplemented: Read as '0'

- bit 9-8 MODE<1:0>: Parallel Port Mode Select bits
 - 11 = Master mode 1 (PMCS1, PMRD/PMWR, PMENB, PMA<x:0>, and PMD<7:0>)
 - 10 = Master mode 2 (PMCS1, PMRD, PMWR, PMA<x:0>, and PMD<7:0>)
 - 01 = Enhanced Slave mode, control signals (PMRD, PMWR, PMCS1, PMD<7:0>, and PMA<1:0>)
 - 00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1, and PMD<7:0>)

bit 7-6 WAITB<1:0>: Data Setup to Read/Write Strobe Wait States bits⁽¹⁾

- 11 = Data wait of 4 TPB; multiplexed address phase of 4 TPB
- 10 = Data wait of 3 TPB; multiplexed address phase of 3 TPB
- 01 = Data wait of 2 TPB; multiplexed address phase of 2 TPB
- 00 = Data wait of 1 TPB; multiplexed address phase of 1 TPB (default)
- **Note 1:** Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPBCLK cycle for a write operation; WAITB = 1 TPBCLK cycle, WAITE = 0 TPBCLK cycles for a read operation.
 - 2: Address bit A14 is not subject to auto-increment/decrement if configured as Chip Select CS1.

REGISTER 21-2: PMMODE: PARALLEL PORT MODE REGISTER (CONTINUED)

- WAITM<3:0>: Data Read/Write Strobe Wait States bits⁽¹⁾ bit 5-2 1111 = Wait of 16 TPB 0001 = Wait of 2 ТРВ 0000 = Wait of 1 TPB (default) WAITE<1:0>: Data Hold After Read/Write Strobe Wait States bits⁽¹⁾ bit 1-0 11 = Wait of 4 Трв 10 = Wait of 3 TPB 01 = Wait of 2 TPB 00 = Wait of 1 TPB (default) For Read operations: 11 = Wait of 3 TPB 10 = Wait of 2 TPB 01 = Wait of 1 TPB 00 = Wait of 0 TPB (default)
 - **Note 1:** Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPBCLK cycle for a write operation; WAITB = 1 TPBCLK cycle, WAITE = 0 TPBCLK cycles for a read operation.
 - 2: Address bit A14 is not subject to auto-increment/decrement if configured as Chip Select CS1.
| Bit
Range | Bit
31/23/15/7 | Bit
30/22/14/6 | Bit
29/21/13/5 | Bit
28/20/12/4 | Bit
27/19/11/3 | Bit
26/18/10/2 | Bit
25/17/9/1 | Bit
24/16/8/0 | | | |
|--------------|-----------------------|-----------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | |
| | — | _ | | | | _ | _ | | | | |
| 00.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | |
| 23:16 | — | — | _ | _ | _ | — | | _ | | | |
| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| 15:8 | CS2 ⁽¹⁾ | CS1 ⁽³⁾ | | ADDR<13:8> | | | | | | | |
| | ADDR15 ⁽²⁾ | ADDR14 ⁽⁴⁾ | | | ADDR | <13:8> | | | | | |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| | | | | ADDR | <7:0> | | | | | | |

REGISTER 21-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

Legend:

5				
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 **Unimplemented:** Read as '0'

- bit 15 CS2: Chip Select 2 bit⁽¹⁾
 - 1 = Chip Select 2 is active
 - 0 = Chip Select 2 is inactive
- bit 15 ADDR<15>: Destination Address bit 15⁽²⁾
- bit 14 CS1: Chip Select 1 bit⁽³⁾
 - 1 = Chip Select 1 is active 0 = Chip Select 1 is inactive
- bit 14 ADDR<14>: Destination Address bit 14⁽⁴⁾
- bit 13-0 ADDR<13:0>: Address bits
- Note 1: When the CSF<1:0> bits (PMCON<7:6>) = 10 or 01.
 - **2:** When the CSF<1:0> bits (PMCON<7:6>) = 00.
 - **3:** When the CSF<1:0> bits (PMCON<7:6>) = 10.
 - **4:** When the CSF<1:0> bits (PMCON<7:6>) = 00 or 01.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	—	_	_	—	_	_	_	_	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	—	_	_	—	_	_	_	—	
45.0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
15:8	—	PTEN14	_	—	_	PTEN<10:8>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				PTEN	<7:0>				

REGISTER 21-4: PMAEN: PARALLEL PORT PIN ENABLE REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

- bit 31-15 **Unimplemented:** Read as '0'
- bit 15-14 **PTEN14:** PMCS1 Strobe Enable bits
 - 1 = PMA14 functions as either PMA14 or PMCS1⁽¹⁾
 - 0 = PMA14 functions as port I/O
- bit 13-11 Unimplemented: Read as '0'
- bit 10-2 PTEN<10:2>: PMP Address Port Enable bits
 - 1 = PMA<10:2> function as PMP address lines
 - 0 = PMA<10:2> function as port I/O
- bit 1-0 **PTEN<1:0>:** PMALH/PMALL Strobe Enable bits
 - 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL⁽²⁾
 - 0 = PMA1 and PMA0 pads function as port I/O
- **Note 1:** The use of this pin as PMA14 or CS1 is selected by the CSF<1:0> bits in the PMCON register.
 - 2: The use of these pins as PMA1/PMA0 or PMALH/PMALL depends on the Address/Data Multiplex mode selected by bits ADRMUX<1:0> in the PMCON register.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16								—
45.0	R-0	R/W-0, HS, SC	U-0	U-0	R-0	R-0	R-0	R-0
15:8	IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F
7.0	R-1	R/W-0, HS, SC	U-0	U-0	R-1	R-1	R-1	R-1
7:0	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E

REGISTER 21-5: PMSTAT: PARALLEL PORT STATUS REGISTER (ONLY SLAVE MODES)

Legend:	HS = Set by Hardware	SC = Cleared by software	
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **IBF:** Input Buffer Full Status bit
 - 1 = All writable input buffer registers are full
 - 0 = Some or all of the writable input buffer registers are empty
- bit 14 IBOV: Input Buffer Overflow Status bit
 - 1 = A write attempt to a full input byte buffer occurred (must be cleared in software)
 - 0 = An overflow has not occurred
- bit 13-12 Unimplemented: Read as '0'
- bit 11-8 **IBxF:** Input Buffer 'x' Status Full bits
 - 1 = Input buffer contains data that has not been read (reading buffer will clear this bit)
 - 0 = Input buffer does not contain any unread data
- bit 7 **OBE:** Output Buffer Empty Status bit
 - 1 = All readable output buffer registers are empty
 - 0 = Some or all of the readable output buffer registers are full
- bit 6 **OBUF:** Output Buffer Underflow Status bit
 - 1 = A read occurred from an empty output byte buffer (must be cleared in software)
 - 0 = An underflow has not occurred
- bit 5-4 Unimplemented: Read as '0'
- bit 3-0 **OBxE:** Output Buffer 'x' Status Empty bits
 - 1 = Output buffer is empty (writing data to the buffer will clear this bit)
 - 0 = Output buffer contains data that has not been transmitted

NOTES:

22.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The PIC32 RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Low-power optimization provides extended battery lifetime while keeping track of time. A simplified block diagram of the RTCC module is illustrated in Figure 22-1. Key features of the RTCC module include:

- Time: hours, minutes and seconds
- 24-hour format (military time)
- · Visibility of one-half second period
- Provides calendar: Weekday, date, month and year
- Alarm intervals are configurable for half of a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month and one year
- Alarm repeat with decrementing counter
- Alarm with indefinite repeat: Chime
- Year range: 2000 to 2099
- Leap year correction
- · BCD format for smaller firmware overhead
- Optimized for long-term battery operation
- Fractional second synchronization
- User calibration of the clock crystal frequency with auto-adjust
- Calibration range: ±0.66 seconds error per month
- · Calibrates up to 260 ppm of crystal error
- Requirements: External 32.768 kHz clock crystal
- · Alarm pulse or seconds clock output on RTCC pin



FIGURE 22-1: RTCC BLOCK DIAGRAM

22.1 Control Registers

TABLE 22-1: RTCC REGISTER MAP

ess										В	its								
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0200	0200 RTCCON 31		_			_	_						CAL<	9:0>					0000
0200	RICCON	15:0	ON	—	SIDL	_	_				RTSECSEL	RTCCLKON			RTCWREN	RTCSYNC	HALFSEC	RTCOE	0000
0210	0210 RTCALRM	31:16	_	—	_	_	_				_	-			_	_	—	—	0000
0210	RICALKI	15:0	ALRMEN	CHIME	PIV	ALRMSYNC		AMASK<3:0>						ARPT	<7:0>				0000
0220	RTCTIME	31:16	6 HR10<3:0>				HR01<3:0>			MIN10<3:0>			MIN01<3:0>			xxxx			
0220	RICTIVIE	15:0	SEC10<3:0>				SEC01<3:0>			_	_	-	-	_	_	—	—	xx00	
0000	DTODATE	31:16	YEAR10<3:0>				YEAR01<3:0>			MONTH10<3:0>			MONTH01<3:0>			xxxx			
0230	RTCDATE	15:0		DAY1	0<3:0>			DAY0 ²	1<3:0>		_	_	_	_		WDAY)1<3:0>		xx00
0040	ALRMTIME	31:16		HR10)<3:0>			HR01	<3:0>			MIN10<	:3:0>			MIN0 ²	<3:0>		xxxx
0240		15:0		SEC1	0<3:0>			SEC0 ²	1<3:0>		—	_	_	—	_	—		_	xx00
0050		31:16	_	_		_	_	_	_	_		MONTH1	0<3:0>			MONTH	01<3:0>		00xx
0250	ALRMDATE	15:0		DAY1	0<3:0>	·		DAY0'	1<3:0>		_	_	_	_		WDAY()1<3:0>		xx0x
Legen	، بام			aaati u		0' ac hear hat	Desetual	an are show	un in houad	alian al									

PIC32MX5XX/6XX/7XX

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04:04	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
31:24	—	—	_	—	—	—	CAL<9):8>			
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	CAL<7:0>										
15.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
15:8	ON ^(1,2)	—	SIDL	—	—	-	—				
7.0	R/W-0	R-0	U-0	U-0	R/W-0	R-0	R-0	R/W-0			
7:0	RTSECSEL ⁽³⁾	RTCCLKON	—	—	RTCWREN ⁽⁴⁾	RTCSYNC	HALFSEC ⁽⁵⁾	RTCOE			

REGISTER 22-1: RTCCON: RTC CONTROL REGISTER

Legend:

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-26 Unimplemented: Read as '0'

bit 25-16 CAL<9:0>: RTC Drift Calibration bits, which contain a signed 10-bit integer value

Dit 20-10	CALS. O. TTO Drift Calibration bits, which contain a signed to bit integer value
	1111111111 = Minimum negative adjustment, subtracts 1 RTC clock pulse every one minute
	•
	100000000 = Maximum negative adjustment, subtracts 512 clock pulses every one minute 0111111111 = Maximum positive adjustment, adds 511 RTC clock pulses every one minute
	•
	000000001 = Minimum positive adjustment, adds 1 RTC clock pulse every one minute 0000000000 = No adjustment
bit 15	ON: RTCC On bit ^(1,2)
	 1 = RTCC module is enabled 0 = RTCC module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	SIDL: Stop in Idle Mode bit
	1 = Disables the PBCLK to the RTCC when CPU enters in Idle mode
	0 = Continue normal operation in Idle mode
bit 12-8	Unimplemented: Read as '0'
bit 7	RTSECSEL: RTCC Seconds Clock Output Select bit ⁽³⁾
	 1 = RTCC Seconds Clock is selected for the RTCC pin 0 = RTCC Alarm Pulse is selected for the RTCC pin
bit 6	RTCCLKON: RTCC Clock Enable Status bit
	1 = RTCC Clock is actively running
	0 = RTCC Clock is not running
bit 5-4	Unimplemented: Read as '0'
Note 1:	The ON bit is only writable when RTCWREN = 1.
2:	When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the
	SYSCLK cycle immediately following the instruction that clears the module's ON bit.
3:	Requires $RTCOE = 1$ (RTCCON<0>) for the output to be active.
4:	The RTCWREN bit can only be set when the write sequence is enabled.
5:	This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).

Note: This register is only reset on a Power-on Reset (POR).

© 2009-2016 Microchip Technology Inc.

REGISTER 22-1: RTCCON: RTC CONTROL REGISTER (CONTINUED)

- bit 3 RTCWREN: RTC Value Registers Write Enable bit⁽⁴⁾
 - 1 = RTC Value registers can be written to by the user
 - 0 = RTC Value registers are locked out from being written to by the user
- bit 2 RTCSYNC: RTCC Value Registers Read Synchronization bit
 - 1 = RTC Value registers can change while reading, due to a rollover ripple that results in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid.
 - 0 = RTC Value registers can be read without concern about a rollover ripple
- bit 1 HALFSEC: Half-Second Status bit⁽⁵⁾
 - 1 = Second half period of a second
- 0 = First half period of a second
- bit 0 RTCOE: RTCC Output Enable bit
 - 1 = RTCC clock output is enabled (clock presented onto an I/O)
 - 0 = RTCC clock output is disabled
- **Note 1:** The ON bit is only writable when RTCWREN = 1.
 - 2: When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - **3:** Requires RTCOE = 1 (RTCCON<0>) for the output to be active.
 - 4: The RTCWREN bit can only be set when the write sequence is enabled.
 - 5: This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).

Note: This register is only reset on a Power-on Reset (POR).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	—	—	—	—	_	—	_	—		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	—	—	_	—	_	—		
45.0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	ALRMEN ^(1,2)	CHIME ⁽²⁾	PIV ⁽²⁾	ALRMSYNC ⁽³⁾	AMASK<3:0> ⁽²⁾					
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				ARPT<7:0	> ⁽²⁾					

REGISTER 22-2: RTCALRM: RTC ALARM CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-16 Unimplemented: Read as '0'

- bit 15 ALRMEN: Alarm Enable bit^(1,2)
 - 1 = Alarm is enabled
 - 0 = Alarm is disabled
- bit 14 **CHIME:** Chime Enable bit⁽²⁾
 - 1 = Chime is enabled ARPT<7:0> is allowed to rollover from 0x00 to 0xFF
 - 0 = Chime is disabled ARPT<7:0> stops once it reaches 0x00

bit 13 **PIV:** Alarm Pulse Initial Value bit⁽³⁾

When ALRMEN = 0, PIV is writable and determines the initial value of the Alarm Pulse. When ALRMEN = 1, PIV is read-only and returns the state of the Alarm Pulse.

bit 12 ALRMSYNC: Alarm Sync bit⁽³⁾

- 1 = ARPT<7:0> and ALRMEN may change as a result of a half second rollover during a read.
 The ARPT must be read repeatedly until the same value is read twice. This must be done since multiple bits may be changing, which are then synchronized to the PB clock domain.
- 0 = ARPT<7:0> and ALRMEN can be read without concerns of rollover because the prescaler is > 32 RTC clocks away from a half-second rollover

bit 11-8 AMASK<3:0>: Alarm Mask Configuration bits⁽²⁾

1111 = Reserved

- 1010 = Reserved
- 1001 = Once a year (except when configured for February 29, once every four years)
- 1000 = Once a month
- 0111 = Once a week
- 0110 = Once a day
- 0101 = Every hour
- 0100 = Every 10 minutes
- 0011 = Every minute
- 0010 = Every 10 seconds
- 0001 = Every second
- 0000 = Every half-second
- Note 1: Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0 > = 0.0 and CHIME = 0.
 - **2:** This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.
 - 3: This assumes a CPU read will execute in less than 32 PBCLKs.

Note: This register is only reset on a Power-on Reset (POR).

REGISTER 22-2: RTCALRM: RTC ALARM CONTROL REGISTER (CONTINUED)

- bit 7-0 ARPT<7:0>: Alarm Repeat Counter Value bits⁽²⁾
 11111111 = Alarm will trigger 256 times
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 ...
 <li
 - 3: This assumes a CPU read will execute in less than 32 PBCLKs.

Note: This register is only reset on a Power-on Reset (POR).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04.04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
31:24		HR10-	<3:0>			HR01	<3:0>		
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
23:16		MIN10	<3:0>			MIN01	<3:0>		
45-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
15:8		SEC10	<3:0>		SEC01<3:0>				
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
7:0	—	—	—	—	—	—	—	—	
Legend:									
R = Read	able bit		W = Writable	e bit	U = Unimplemented bit, read as '0'				

REGISTER 22-3: RTCTIME: RTC TIME VALUE REGISTER

IX – IXeauable bit			it, read as 0
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 31-28 HR10<3:0>: Binary-0	Coded Decimal Value of Hou	rs bits, 10 digits; contains a	value from 0 to 2

bit 31-28 HR10<3:0>: Binary-Coded Decimal Value of Hours bits, 10 digits, contains a value from 0 to 2
bit 27-24 HR01<3:0>: Binary-Coded Decimal Value of Hours bits, 1 digit; contains a value from 0 to 9
bit 23-20 MIN10<3:0>: Binary-Coded Decimal Value of Minutes bits, 10 digits; contains a value from 0 to 5
bit 19-16 MIN01<3:0>: Binary-Coded Decimal Value of Minutes bits, 1 digit; contains a value from 0 to 9
bit 15-12 SEC10<3:0>: Binary-Coded Decimal Value of Seconds bits, 10 digits; contains a value from 0 to 5
bit 11-8 SEC01<3:0>: Binary-Coded Decimal Value of Seconds bits, 1 digit; contains a value from 0 to 9
bit 17-0 Unimplemented: Read as '0'

Note: This register is only writable when RTCWREN = 1 (RTCCON<3>).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04-04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
31:24		YEAR1	0<3:0>			YEAR0	1<3:0>		
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
23:16		MONTH	10<3:0>		MONTH01<3:0>				
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
15:8		DAY10	<3:0>		DAY01<3:0>				
7.0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	
7:0	—	—	_	_		WDAYC)1<3:0>		
		•			•				
Legend:									
R = Read	R = Readable bit			e bit	U = Unimplemented bit, read as '0'				

0' = Bit is cleared

REGISTER 22-4: RTCDATE: RTC DATE VALUE REGISTER

bit 31-28 YEAR10<3:0>: Binary-Coded Decimal Value of Years bits, 10 digits

'1' = Bit is set

bit 27-24 YEAR01<3:0>: Binary-Coded Decimal Value of Years bits, 1 digit

bit 23-20 MONTH10<3:0>: Binary-Coded Decimal Value of Months bits, 10 digits; contains a value from 0 to 1

bit 19-16 MONTH01<3:0>: Binary-Coded Decimal Value of Months bits, 1 digit; contains a value from 0 to 9

bit 15-12 DAY10<3:0>: Binary-Coded Decimal Value of Days bits, 10 digits; contains a value from 0 to 3

bit 11-8 DAY01<3:0>: Binary-Coded Decimal Value of Days bits, 1 digit; contains a value from 0 to 9

bit 7-4 Unimplemented: Read as '0'

-n = Value at POR

bit 3-0 WDAY01<3:0>: Binary-Coded Decimal Value of Weekdays bits,1 digit; contains a value from 0 to 6

Note: This register is only writable when RTCWREN = 1 (RTCCON<3>).

x = Bit is unknown

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04-04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
31:24		HR10-	<3:0>			HR01	<3:0>		
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
23:16		MIN10	<3:0>			MIN01	<3:0>		
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
15:8		SEC10	<3:0>		SEC01<3:0>				
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
7:0	—	—	_	_	—	_	—	_	
Legend:									
R = Read	able bit		W = Writable	e bit	U = Unimplemented bit, read as '0'				
-n = Value	e at POR		'1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$			

REGISTER 22-5: ALRMTIME: ALARM TIME VALUE REGISTER

bit 31-28 HR10<3:0>: Binary Coded Decimal value of hours bits, 10 digits; contains a value from 0 to 2
bit 27-24 HR01<3:0>: Binary Coded Decimal value of hours bits, 1 digit; contains a value from 0 to 9
bit 23-20 MIN10<3:0>: Binary Coded Decimal value of minutes bits, 10 digits; contains a value from 0 to 5
bit 19-16 MIN01<3:0>: Binary Coded Decimal value of minutes bits, 1 digit; contains a value from 0 to 9
bit 15-12 SEC10<3:0>: Binary Coded Decimal value of seconds bits, 10 digits; contains a value from 0 to 5
bit 11-8 SEC01<3:0>: Binary Coded Decimal value of seconds bits, 1 digit; contains a value from 0 to 9
bit 7-0 Unimplemented: Read as '0'

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24		—	_		—	—	—	—			
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
23:16		MONT	H10<3:0>			MONTH01<3:0>					
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
15:8		DAY	10<1:0>			DAY01	<3:0>				
7.0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x			
7:0		_	_		WDAY01<3:0>						

REGISTER 22-6: ALRMDATE: ALARM DATE VALUE REGISTER

Legend:

Logona.				1
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'	I
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-24 Unimplemented: Read as '0'

bit 23-20 MONTH10<3:0>: Binary Coded Decimal value of months bits, 10 digits; contains a value from 0 to 1

bit 19-16 MONTH01<3:0>: Binary Coded Decimal value of months bits, 1 digit; contains a value from 0 to 9

bit 15-12 DAY10<3:0>: Binary Coded Decimal value of days bits, 10 digits; contains a value from 0 to 3

bit 11-8 DAY01<3:0>: Binary Coded Decimal value of days bits, 1 digit; contains a value from 0 to 9

bit 7-4 Unimplemented: Read as '0'

bit 3-0 WDAY01<3:0>: Binary Coded Decimal value of weekdays bits, 1 digit; contains a value from 0 to 6

23.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104) in the "PIC32 Family Reference Manual", which is available from Microchip web the site (www.microchip.com/PIC32).

The PIC32MX5XX/6XX/7XX 10-bit Analog-to-Digital Converter (ADC) includes the following features:

- Successive Approximation Register (SAR) conversion
- Up to 1 Msps conversion speed
- Up to 16 analog input pins
- External voltage reference input pins
- One unipolar, differential Sample and Hold (S&H) circuit
- Automatic Channel Scan mode
- Selectable conversion trigger source

- 16-word conversion result buffer
- · Selectable buffer fill modes
- Eight conversion result format options
- Operation during Sleep and Idle modes

A block diagram of the 10-bit ADC is illustrated in Figure 23-1. The 10-bit ADC has up to 16 analog input pins, designated AN0-AN15. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins and may be common to other analog module references.

The analog inputs are connected through two multiplexers to one S&H. The analog input multiplexers can be switched between two sets of analog inputs between conversions. Unipolar differential conversions are possible on all channels, other than the pin used as the reference, using a reference input pin (see Figure 23-1).

The Analog Input Scan mode sequentially converts user-specified channels. A control register specifies which analog input channels will be included in the scanning sequence.

The 10-bit ADC is connected to a 16-word result buffer. Each 10-bit result is converted to one of eight 32-bit output formats when it is read from the result buffer.







23.1 **Control Registers**

TABLE 23-1: ADC REGISTER MAP

ess										В	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000	AD1CON1 ⁽¹⁾	31:16	_	_	_	—	-	—	_	_	_	—		_	_	—	—	—	0000
9000	ADICONI	15:0	ON		SIDL	-			FORM<2:0>	•		SSRC<2:0>		CLRASAM		ASAM	SAMP	DONE	0000
9010	AD1CON2 ⁽¹⁾	31:16	_	_	_	_	_	_	—	—	_	_		—	_	—	—	—	0000
3010	ADTOONZ	15:0	VCFG2	VCFG1	VCFG0	OFFCAL	_	CSCNA	—	—	BUFS	—		SMPI	<3:0>		BUFM	ALTS	0000
9020	AD1CON3 ⁽¹⁾	31:16	—	—	—	—	—	—	—	—	—	—	—	—		—	—	—	0000
0020		15:0	ADRC	—	—			SAMC<4:0>						ADCS	<7:0>				0000
9040	AD1CHS ⁽¹⁾	31:16	CH0NB	_	_	_		CH0S	B<3:0>	-	CH0NA	—	_	—		CH0S	A<3:0>		0000
0010	AB TOTIO	15:0	—	_	_	_	_	_	—	—	_	—	_	—	—		—	—	0000
9060	AD1PCFG ⁽¹⁾	31:16	_	—	—	—	—	—	—	—	—	—	—	—		—	—	_	0000
		15:0	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
9050	AD1CSSL ⁽¹⁾	31:16	—	_	_	—	_	—	—	—	_			—	_		—	—	0000
		15:0	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	0000
9070	ADC1BUF0	31:16		ADC Result Word 0 (ADC1BUF0<31:0>)															
		15:0									(0000
9080	ADC1BUF1	31:16							ADC Re	sult Word 1	(ADC1BUF	1<31:0>)							0000
		15:0									·	/							0000
9090	ADC1BUF2	31:16							ADC Re	esult Word 2	(ADC1BUF	2<31:0>)							0000
		15:0									·	/							0000
90A0	ADC1BUF3	31:16							ADC Re	esult Word 3	(ADC1BUF:	3<31:0>)							0000
		15:0									(0000
90B0	ADC1BUF4	31:16							ADC Re	esult Word 4	(ADC1BUF	4<31:0>)							0000
		15:0									(0000
90C0	ADC1BUF5	31:16							ADC Re	sult Word 5	(ADC1BUF	5<31:0>)							0000
		15:0									·	/							0000
90D0	ADC1BUF6	31:16							ADC Re	sult Word 6	(ADC1BUF	6<31:0>)							0000
		15:0									(0000
90E0	ADC1BUF7	31:16							ADC Re	sult Word 7	(ADC1BUF)	7<31:0>)							0000
		15:0									(0000
90F0	ADC1BUF8	31:16							ADC Re	esult Word 8	(ADC1BUF	8<31:0>)							0000
		15:0									、 -	,							0000
9100	ADC1BUF9	31:16		ADC Result Word 9 (ADC1BUF9<31:0>)											0000				
5.00		15:0										,							0000
9110	ADC1BUFA	31:16							ADC Re	sult Word A	(ADC1BUE	A<31:0>)							0000
55		15:0							7.2 C 110										0000

DS60001156J-page 233

This register has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

TABLE 23-1: ADC REGISTER MAP (CONTINUED)

ess										Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
9120	ADC1BUFB	31:16 15:0		ADC Result Word B (ADC1BUFB<31:0>) 0000 0000															
9130	ADC1BUFC	31:16 15:0		ADC Result Word C (ADC1BUFC<31:0>)															
9140	ADC1BUFD	31:16 15:0		ADC Result Word D (ADC1BUFD<31:0>) 0000 0000															
9150	ADC1BUFE	31:16 15:0		ADC Result Word E (ADC1BUFE<31:0>)									0000						
9160	ADC1BUFF	31:16 15:0		ADC Result Word F (ADC1BUFF<31:0>) 0000 0000															

PIC32MX5XX/6XX/7XX

= unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend: x = unknown value on Reset

This register has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0						
31:24		—	—		_	—	—	-
00.40	U-0	U-0						
23:16		—	—	—	_	—	—	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	—	SIDL	_	—	F	ORM<2:0>	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0, HSC	R/C-0, HSC
7:0		SSRC<2:0>		CLRASAM	_	ASAM	SAMP ⁽²⁾	DONE ⁽³⁾

REGISTER 23-1: AD1CON1: ADC CONTROL REGISTER 1

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** ADC Operating Mode bit⁽¹⁾
 - 1 = ADC module is operating
 - 0 = ADC module is not operating
- bit 14 Unimplemented: Read as '0'

bit 13 **SIDL:** Stop in Idle Mode bit

- 1 = Discontinue module operation when device enters Idle mode
- 0 = Continue module operation in Idle mode

bit 12-11 Unimplemented: Read as '0'

bit 10-8 **FORM<2:0>:** Data Output Format bits

- 111 = Signed Fractional 32-bit (DOUT = sddd dddd dd00 0000 0000 0000 0000)
- 110 = Fractional 32-bit (DOUT = dddd dddd dd00 0000 0000 0000 0000)
- 101 = Signed Integer 32-bit (DOUT = ssss ssss ssss ssss ssss dddd dddd)
- 100 = Integer 32-bit (DOUT = 0000 0000 0000 0000 0000 00dd dddd dddd)
- 011 = Signed Fractional 16-bit (DOUT = 0000 0000 0000 0000 sddd dddd dd00 0000)
- 010 = Fractional 16-bit (DOUT = 0000 0000 0000 0000 dddd dddd dd00 0000)
- 000 = Integer 16-bit (DOUT = 0000 0000 0000 0000 0000 00dd dddd dddd)

bit 7-5 SSRC<2:0>: Conversion Trigger Source Select bits

- 111 = Internal counter ends sampling and starts conversion (auto convert)
- 110 = Reserved
- 101 = Reserved
- 100 = Reserved
- 011 = CTMU ends sampling and starts conversion
- 010 = Timer 3 period match ends sampling and starts conversion
- 001 = Active transition on INT0 pin ends sampling and starts conversion
- 000 = Clearing the SAMP bit ends sampling and starts conversion
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: If ASAM = 0, software can write a '1' to start sampling. This bit is automatically set by hardware if ASAM = 1. If SSRC<2:0> = 000, software can write a '0' to end sampling and start conversion. If SSRC<2:0> ≠ '000', this bit is automatically cleared by hardware to end sampling and start conversion.
 - **3:** This bit is automatically set by hardware when analog-to-digital conversion is complete. Software can write a '0' to clear this bit (a write of '1' is not allowed). Clearing this bit does not affect any operation already in progress. This bit is automatically cleared by hardware at the start of a new conversion.

REGISTER 23-1: AD1CON1: ADC CONTROL REGISTER 1 (CONTINUED)

- bit 4 **CLRASAM:** Stop Conversion Sequence bit (when the first ADC interrupt is generated)
 - 1 = Stop conversions when the first ADC interrupt is generated. Hardware clears the ASAM bit when the ADC interrupt is generated.
 - 0 = Normal operation, buffer contents will be overwritten by the next conversion sequence
- bit 3 Unimplemented: Read as '0'
- bit 2 ASAM: ADC Sample Auto-Start bit
 - 1 = Sampling begins immediately after last conversion completes; SAMP bit is automatically set
 - 0 = Sampling begins when SAMP bit is set
- bit 1 SAMP: ADC Sample Enable bit⁽²⁾
 - 1 = The ADC S&H circuit is sampling
 - 0 = The ADC S&H circuit is holding
 - When ASAM = 0, writing '1' to this bit starts sampling.
 - When SSRC < 2:0 > = 000, writing '0' to this bit will end sampling and start conversion.

bit 0 **DONE:** Analog-to-Digital Conversion Status bit⁽³⁾

- Clearing this bit will not affect any operation in progress.
 - 1 = Analog-to-digital conversion is done
 - 0 = Analog-to-digital conversion is not done or has not started
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: If ASAM = 0, software can write a '1' to start sampling. This bit is automatically set by hardware if ASAM = 1. If SSRC<2:0> = 000, software can write a '0' to end sampling and start conversion. If SSRC<2:0> ≠ '000', this bit is automatically cleared by hardware to end sampling and start conversion.
 - **3:** This bit is automatically set by hardware when analog-to-digital conversion is complete. Software can write a '0' to clear this bit (a write of '1' is not allowed). Clearing this bit does not affect any operation already in progress. This bit is automatically cleared by hardware at the start of a new conversion.

REGISTER 23-2: AD1CON2: ADC CONTROL REGISTER 2
--

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16			—	_	—	—	—	—
45.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0
15:8		VCFG<2:0>		OFFCAL	—	CSCNA	—	—
7.0	R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	BUFS	_		SMP	l<3:0>	BUFM	ALTS	

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31-16 Unimplemented: Read as '0'

bit 15-13 VCFG<2:0>: Voltage Reference Configuration bits

Bit Value	VREFH	VREFL
lxx	AVdd	AVss
011	External VREF+ pin	External VREF- pin
010	AVdd	External VREF- pin
001	External VREF+ pin	AVss
000	AVDD	AVss

bit 12 **OFFCAL:** Input Offset Calibration Mode Select bit

1 = Enable Offset Calibration mode

Positive and negative inputs of the S&H circuit are connected to VREFL.

- 0 = Disable Offset Calibration mode
 - The inputs to the S&H circuit are controlled by AD1CHS or AD1CSSL.

bit 11 Unimplemented: Read as '0'

- bit 10 CSCNA: Input Scan Select bit
 - 1 = Scan inputs
 - 0 = Do not scan inputs
- bit 9-8 Unimplemented: Read as '0'
- bit 7 BUFS: Buffer Fill Status bit
 - Only valid when BUFM = 1.
 - 1 = ADC is currently filling buffer 0x8-0xF, user should access data in 0x0-0x7
 - 0 = ADC is currently filling buffer 0x0-0x7, user should access data in 0x8-0xF

bit 6 Unimplemented: Read as '0'

bit 5-2 SMPI<3:0>: Sample/Convert Sequences Per Interrupt Selection bits

- 1111 = Interrupts at the completion of conversion for each 16th sample/convert sequence 1110 = Interrupts at the completion of conversion for each 15th sample/convert sequence
- $\pm\pm\pm\pm$ = interrupts at the completion of conversion for each 15"' sample/convert sequence
- •
- 0001 = Interrupts at the completion of conversion for each 2^{nd} sample/convert sequence 0000 = Interrupts at the completion of conversion for each sample/convert sequence
- bit 1 BUFM: ADC Result Buffer Mode Select bit
 - 1 = Buffer configured as two 8-word buffers, ADC1BUF7-ADC1BUF0, ADC1BUFF-ADCBUF8
 - 0 = Buffer configured as one 16-word buffer ADC1BUFF-ADC1BUF0
- bit 0 ALTS: Alternate Input Sample Mode Select bit
 - 1 = Uses Sample A input multiplexer settings for first sample, and then alternates between Sample B and Sample A input multiplexer settings for all subsequent samples
 - 0 = Always use Sample A input multiplexer settings

REGISTE	ER 23-3: A	D1CON3: A		OL REGIST	ER 3			
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
23:16	U-0 U-0		U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
Range 31:24	ADRC	—	—			SAMC<4:0> ⁽¹⁾		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W	R/W-0
7:0				ADCS<	7:0> (2)			

Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15	ADRC: ADC Conversion Clock Source bit
	1 = Clock derived from FRC
	0 = Clock derived from Peripheral Bus Clock (PBCLK)
bit 14-13	Unimplemented: Read as '0'

```
bit 12-8 SAMC<4:0>: Auto-Sample Time bits<sup>(1)</sup>
          11111 = 31 TAD
          00001 = 1 TAD
          00000 = 0 TAD (Not allowed)
         ADCS<7:0>: ADC Conversion Clock Select bits(2)
bit 7-0
          11111111 =TPB • 2 • (ADCS<7:0> + 1) = 512 • TPB = TAD
```

```
00000001 =TPB • 2 • (ADCS<7:0> + 1) = 4 • TPB = TAD
00000000 =TPB • 2 • (ADCS<7:0> + 1) = 2 • TPB = TAD
```

- **Note 1:** This bit is only used if the SSRC<2:0> bits (AD1CON1<7:5>) = 111.
 - 2: This bit is not used if the ADRC bit (AD1CON3<15>) = 1.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0						
04.04	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0						
31:24	CH0NB	—	—	—	CH0SB<3:0>									
00.40	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0						
23:16	CH0NA	_	—	_	CH0SA<3:0>									
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
15:8	_	—	—	—	_		_	_						
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
7:0	_	_		_			_	_						

REGISTER 23-4: AD1CHS: ADC INPUT SELECT REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31	CHONB: Negative Input Select bit for Sample B
	1 = Channel 0 negative input is AN1
	0 = Channel 0 negative input is VREFL
bit 30-28	Unimplemented: Read as '0'
bit 27-24	CH0SB<3:0>: Positive Input Select bits for Sample B
	1111 = Channel 0 positive input is AN15
	•
	•
	•
	0001 = Channel 0 positive input is AN1
	0000 = Channel 0 positive input is AN0
bit 23	CH0NA: Negative Input Select bit for Sample A Multiplexer Setting
	1 = Channel 0 negative input is AN1
	0 = Channel 0 negative input is VREFL
bit 22-20	Unimplemented: Read as '0'
bit 19-16	CH0SA<3:0>: Positive Input Select bits for Sample A Multiplexer Setting
	1111 = Channel 0 positive input is AN15
	•
	•
	•
	0001 = Channel 0 positive input is AN1
	0000 = Channel 0 positive input is AN0
bit 15-0	Unimplemented: Read as '0'

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	_	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	_	—	—	—	—
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0

REGISTER 23-5: AD1CSSL: ADC INPUT SCAN SELECT REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

1 = Select ANx for input scan

0 =Skip ANx for input scan

Note 1: CSSL = ANx, where 'x' = 0-15.

bit 15-0 CSSL<15:0>: ADC Input Pin Scan Selection bits⁽¹⁾

24.0 CONTROLLER AREA NETWORK (CAN)

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 34. "Controller Area Network (CAN)" (DS60001154) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The Controller Area Network (CAN) module supports the following key features:

- Standards Compliance:
 - Full CAN 2.0B compliance
 - Programmable bit rate up to 1 Mbps
- Message Reception and Transmission:
 - 32 message FIFOs
 - Each FIFO can have up to 32 messages for a total of 1024 messages

- FIFO can be a transmit message FIFO or a receive message FIFO
- User-defined priority levels for message FIFOs used for transmission
- 32 acceptance filters for message filtering
- Four acceptance filter mask registers for message filtering
- Automatic response to remote transmit request
- DeviceNet[™] addressing support
- Additional Features:
 - Loopback, Listen All Messages, and Listen Only modes for self-test, system diagnostics and bus monitoring
 - Low-power operating modes
 - CAN module is a bus master on the PIC32 system bus
 - Use of DMA is not required
 - Dedicated time-stamp timer
 - Dedicated DMA channels
 - Data-only Message Reception mode

Figure 24-1 illustrates the general structure of the CAN module.

FIGURE 24-1: PIC32 CAN MODULE BLOCK DIAGRAM



24.1 Control Registers

TABLE 24-1: CAN1 REGISTER SUMMARY FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H, PIC32MX575F512H, PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES

ess										Bit	5									
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets	
B000	C1CON	31:16	_			_	ABAT	I	REQOP<2:0	>	C	PMOD<2:0	>	CANCAP						
Б000	CICON	15:0	ON	_	SIDLE	—	CANBUSY	_	_	_	_	_	_		D	NCNT<4:0>			0000	
B010	C1CFG	31:16	—	-	—	—	_	_	—	—	_	WAKFIL	—	—	—	S	EG2PH<2:0	>	0000	
БОТО	CICFG	15:0	SEG2PHTS	SAM	S	EG1PH<2:0	>		PRSEG<2:0	>	SJW	<1:0>			BRP<	5:0>			0000	
B020	C1INT	31:16	IVRIE	WAKIE	CERRIE	SERRIE	RBOVIE	_	—	—	_	_	—	—	MODIE	CTMRIE	RBIE	TBIE	0000	
D020	CHINI	15:0	IVRIF	WAKIF	CERRIF	SERRIF	RBOVIF	_	—	—	_	_	—	—	MODIF	CTMRIF	RBIF	TBIF	0000	
B030	C1VEC	31:16	-		_	_								_	—			—	0000	
Б030	CIVEC	15:0	—	- — — FILHIT<4:0> —										10	CODE<6:0>				0040	
B040	C1TREC	31:16	—	-	—	TXB0							TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN	0000	
B040	CHIKEC	15:0				TERRC	TERRCNT<7:0>							RERRCN	IT<7:0>				0000	
B050	C1FSTAT	31:16	FIFOIP31	FIFOIP30	FIFOIP29	FIFOIP28	FIFOIP27	FIFOIP26	FIFOIP25	FIFOIP24	FIFOIP23	FIFOIP22	FIFOIP21	FIFOIP20	FIFOIP19	FIFOIP18	FIFOIP17	FIFOIP16	0000	
B030	CIFSIAI	15:0	FIFOIP15	FIFOIP14	FIFOIP13	FIFOIP12	FIFOIP11	FIFOIP10	FIFOIP9	FIFOIP8	FIFOIP7	FIFOIP6	FIFOIP5	FIFOIP4	FIFOIP3	FIFOIP2	FIFOIP1	FIFOIP0	0000	
B060	C1RXOVF	31:16	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	0000	
Б000	CIKAOVE	15:0	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000	
B070	C1TMR	31:16																0000		
0010	CTIMIC	15:0							CA	NTSPRE<15	0>								0000	
B080	C1RXM0	31:16						SID<10:0>							MIDE	—	EID<1	7:16>	xxxx	
B000	CIRAIVIO	15:0								EID<1	5:0>								xxxx	
DOOO	CADYMA	31:16						SID<10:0>							MIDE	_	EID<1	7:16>	xxxx	
B090	C1RXM1	15:0								EID<1	5:0>								xxxx	
B	0.000	31:16						SID<10:0>							MIDE	_	EID<1	7:16>	xxxx	
B0A0	C1RXM2	15:0								EID<1	5:0>								xxxx	
		31:16						SID<10:0>							MIDE	_	EID<1	7:16>	xxxx	
B0B0	C1RXM3	15:0								EID<1	5:0>								xxxx	
		31:16	FLTEN3	MSEL	3<1:0>			FSEL3<4:0:	>		FLTEN2	MSEL	2<1:0>		F	SEL2<4:0>			0000	
B0C0	C1FLTCON0	15:0	FLTEN1	MSEL	1<1:0>			FSEL1<4:0:	>		FLTEN0	MSEL	0<1:0>		F	SEL0<4:0>			0000	
		31:16	FLTEN7	MSEL	7<1:0>			FSEL7<4:0:	>		FLTEN6	MSEL	6<1:0>		F	SEL6<4:0>			0000	
B0D0	C1FLTCON1	15:0	FLTEN5	MSEL				FSEL5<4:0:			FLTEN4	MSEL				SEL4<4:0>			0000	
DAFE	0.151.700.11	31:16	FLTEN11	MSEL1	11<1:0>			FSEL11<4:0	>		FLTEN10	MSEL1	0<1:0>		F	SEL10<4:0>			0000	
R0F0	C1FLTCON2	15:0	FLTEN9	MSEL	9~1.0>			FSEL9<4:0:			FLTEN8	MSEL	8~1.0>		F	SEL8<4:0>			0000	

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more

Note 1:

information.

TABLE 24-1: CAN1 REGISTER SUMMARY FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H, PIC32MX575F512H, PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES (CONTINUED)

<i>(</i> 0				-		-					,								T
ess		-								Bits	5								
Virtual Address (BF88_#)	Image: Sec bin					24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets				
DOEO	C1FLTCON3	31:16	FLTEN15	MSEL1	5<1:0>			FSEL15<4:0	>		FLTEN14	MSEL1	4<1:0>		F	SEL14<4:0>	>		0000
DUFU	CIFLICONS	15:0	FLTEN13	MSEL1	3<1:0>			FSEL13<4:0	>		FLTEN12	MSEL1	2<1:0>		F	SEL12<4:0>	>		0000
P100	C1FLTCON4	31:16	FLTEN19	MSEL1	9<1:0>			FSEL19<4:0	>		FLTEN18	MSEL1	8<1:0>		F	SEL18<4:0>	>		0000
ыю	CIFEICON4	15:0	FLTEN17	MSEL1	7<1:0>			FSEL17<4:0	>		FLTEN16	MSEL1	6<1:0>		F	SEL16<4:0>	>		0000
B 110	C1FLTCON5	31:16	FLTEN23	MSEL2	3<1:0>			FSEL23<4:0	>		FLTEN22	MSEL2	2<1:0>		F	SEL22<4:0>	>		0000
ыно	CIFLICONS	15:0	FLTEN21	MSEL2	1<1:0>			FSEL21<4:0	>		FLTEN20	MSEL2	20<1:0>		F	SEL20<4:0>	>		0000
P120	C1FLTCON6	31:16	FLTEN27	MSEL2	7<1:0>			FSEL27<4:0	>		FLTEN26	MSEL26<1:0> FSEL26<4:0>				0000			
D120	CIFLICON	15:0	FLTEN25	MSEL2	5<1:0>			FSEL25<4:0	>		FLTEN24	MSEL2	24<1:0>		F	SEL24<4:0>	>		0000
B130	C1FLTCON7		FLTEN31	MSEL3	1<1:0>			FSEL31<4:0	>		FLTEN30	MSEL3	80<1:0>		F	SEL30<4:0>	>		0000
D130	CILECON	15:0	FLTEN29	MSEL2	9<1:0>			FSEL29<4:0	>		FLTEN28	MSEL2	8<1:0>		F	SEL28<4:0>	>	0000	
B140	0	31:16						SID<10:0>							EXID	—	EID<1	7:16>	xxxx
DING		15:0								EID<1	5:0>								xxxx
B340	C1FIFOBA	31:16 15:0								C1FIFOBA	<31:0>								0000
	C1FIFOCONn	31:16		_	_		_	_	_	_	_	_	_			-SIZE<4:0>			0000
B350	(n = 0-31)	15:0	_	FRESET	UINC	DONLY	_	_	_	_	TXEN	TXABAT	TXLARB	TXERR	TXREQ	RTREN	TXPRI	<1:0>	0000
Dooo	C1FIFOINTn	31:16	_	_		_	_	TXNFULLIE	TXHALFIE	TXEMPTYIE	_	_	_	_	RXOVFLIE	RXFULLIE	RXHALFIE	RXN EMPTYIE	0000
B360	(n = 0-31)	15:0	_	_		_	_	TXNFULLIF	TXHALFIF	TXEMPTYIF	_	-	-	_	RXOVFLIF	RXFULLIF	RXHALFIF	RXN EMPTYIF	0000
B370	C1FIFOUAn									C1FIFOUA	<31.0>						•		0000
2010		15:0																	0000
B380	C1FIFOCIn			—	—		_	—	—	—	-	—	—	—			—	—	0000
		15:0		—	—	—	_	— es are showr	—	—		—	—		C,	FIFOCI<4:0)>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 24-2:CAN2 REGISTER SUMMARY FOR PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX775F512L, PIC32MX775F512L, AND PIC32MX795F512L, DEVICES

ess				Bits															
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
C000	C2CON	31:16	_	—	_	—	ABAT	I	REQOP<2:0	>	0	OPMOD<2:0	>	CANCAP		—	-	—	0480
0000	CZCON	15:0	ON	—	SIDLE	—	CANBUSY		—	-	-		-		[DNCNT<4:0:	>		0000
C010	C2CFG	31:16	_	—	—	—	—	_	—	—	_	WAKFIL	—	—	—	S	EG2PH<2:0)>	0000
0010	02010	15:0	SEG2PHTS	SAM	S	SEG1PH<2:0)>		PRSEG<2:0	>	SJW	<1:0>			BRP	<5:0>			0000
C020	C2INT	31:16	IVRIE	WAKIE	CERRIE	SERRIE	RBOVIE	_	_	_	—	_	_	—	MODIE	CTMRIE	RBIE	TBIE	0000
0020	021111	15:0	IVRIF	WAKIF	CERRIF	SERRIF	RBOVIF	_	—			_	—	_	MODIF	CTMRIF	RBIF	TBIF	0000
C030	C2VEC	31:16	—	—	—	—	—	—	—	—	-	-	—	—	-	—	—	—	0000
0000	02120	15:0	_	—	—			FILHIT<4:0:	>		_				CODE<6:0>	>			0040
C040	C2TREC	31:16	—	—	—	—	—	—	—	—	-	—	TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN	0000
0010		15:0		1	1	-	CNT<7:0>		1				1	RERRCI	-	1		1	0000
C050	C2FSTAT	31:16	FIFOIP31	FIFOIP30	FIFOIP29	FIFOIP28	FIFOIP27	FIFOIP26	FIFOIP25	FIFOIP24	FIFOIP23	FIFOIP22	FIFOIP21	FIFOIP20	FIFOIP19	FIFOIP18	FIFOIP17	FIFOIP16	0000
		15:0	FIFOIP15	FIFOIP14	FIFOIP13	FIFOIP12	FIFOIP11	FIFOIP10	FIFOIP9	FIFOIP8	FIFOIP7	FIFOIP6	FIFOIP5	FIFOIP4	FIFOIP3	FIFOIP2	FIFOIP1	FIFOIP0	0000
C060	C2RXOVF	31:16	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	
		15:0	RXOVF15	RXOVF14	RXOVF13						RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	
C070	C2TMR	31:16	CANTS<15:0>								0000								
		15:0	CANTSPRE<15:0>									0000							
C080	C2RXM0	31:16						SID<10:0>							MIDE	—	EID<'	17:16>	XXXX
		15:0								EID<1	5:0>								xxxx
C0A0	C2RXM1	31:16						SID<10:0>							MIDE	—	EID<'	17:16>	xxxx
		15:0						015 40.0		EID<1	5:0>						510		XXXX
C0B0	C2RXM2	31:16						SID<10:0>							MIDE	—	EID<'	17:16>	xxxx
		15:0						010 40.0		EID<1	5:0>				MIDE			7.40	XXXX
C0B0	C2RXM3	31:16						SID<10:0>							MIDE	_	EID<	17:16>	XXXX
		15:0		MODE	0.4.0					EID<1		MOL	0.4.0						xxxx
C0C0	C2FLTCON0	31:16	FLTEN3	MSEL			FSEL3<4:0>				FLTEN2	-	2<1:0>			FSEL2<4:0>			0000
		15:0	FLTEN1	MSEL		FSEL1<4:0>					FLTEN0		0<1:0>			FSEL0<4:0>			0000
C0D0	C2FLTCON1	31:16	FLTEN7	MSEL		FSEL7<4:0>				FLTEN6		6<1:0>			FSEL6<4:0>			0000	
		15:0	FLTEN5	MSEL				FSEL5<4:0			FLTEN4	MSEL				FSEL4<4:0>			0000
C0E0	C2FLTCON2	31:16	FLTEN11	-	1<1:0>			FSEL11<4:0			FLTEN10	MSEL10<1:0> FSEL10<4:0>				0000			
		15:0	FLTEN9		9<1:0>		FSEL9<4:0> FLTEN8						MSEL8<1:0> FSEL8<4:0>					0000	
C0F0	C2FLTCON3	31:16	FLTEN15		5<1:0>			FSEL15<4:0			FLTEN14	MSEL1				SEL14<4:0			0000
		15:0	FLTEN13	MSEL1	3<1:0>			FSEL13<4:0	>		FLTEN12	MSEL1	2<1:0>		F	SEL12<4:0	>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

		PI	C32MX	(/5F512	2L AND	PIC321	MX795F	512L DE	VICES	(CONTIN	NUED)								
ess		ē								Bit	S								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
C100	C2FLTCON4	31:16	FLTEN19	MSEL1	9<1:0>			FSEL19<4:0	>		FLTEN18	MSEL1	8<1:0>		F	SEL18<4:0	>		0000
C100	C2FLICON4	15:0	FLTEN17	MSEL1	7<1:0>			FSEL17<4:0	>		FLTEN16	MSEL1	6<1:0>			FSEL16<4:0):		0000
C110	C2FLTCON5	31:16	FLTEN23	MSEL2	3<1:0>			FSEL23<4:0	>		FLTEN22	MSEL2	2<1:0>		F	SEL22<4:0	>		0000
CIIU	C2FLICON5	15:0	FLTEN21	MSEL2	:1<1:0>			FSEL21<4:0	>		FLTEN20	MSEL2	20<1:0>		F	SEL20<4:0	>		0000
C120	C2FLTCON6	31:16	FLTEN27	MSEL2	?<1:0>			FSEL27<4:0	>		FLTEN26	MSEL2	26<1:0>		F	SEL26<4:0	>		0000
0120	CZI LICONO	15:0	FLTEN25	MSEL2	:5<1:0>			FSEL25<4:0	>		FLTEN24	MSEL2	24<1:0>	FSEL24<4:0>				0000	
C130	C2FLTCON7	31:16	FLTEN31	MSEL3	1<1:0>	:0> FSEL31<4:0> FLTEN30 MSEL30<1:0> FSEL30<4:0>						0000							
0100	021 21 00111	15:0	FLTEN29	MSEL2	9<1:0>	FSEL29<4:0> FLTEN28 MSEL28<1:0> FSEL28<4:0>							0000						
C140	02.00.11	31:16					SID<10:0> EXID EID<17:16>						17:16>	xxxx					
	(n = 0-31)	15:0								EID<1	5:0>								XXXX
C340		31:16 15:0								C2FIFOB	A<31:0>								0000
C250	C2FIFOCONn	31:16	_	_		_		_				_	_			FSIZE<4:0>	>		0000
0350	(n = 0-31)	15:0	—	FRESET	UINC	DONLY		—			TXEN	TXABAT	TXLARB	TXERR	TXREQ	RTREN	TXPR	l<1:0>	0000
C360	C2FIFOINTn	31:16	_	—		_		TXNFULLIE	TXHALFIE	TXEMPTYIE		—	_	—	RXOVFLIE	RXFULLIE	RXHALFIE	RXN EMPTYIE	0000
0300	(n = 0-31)	15:0	-	-	-	_	—	TXNFULLIF	TXHALFIF	TXEMPTYIF	-	_	_	_	RXOVFLIF	RXFULLIF	RXHALFIF	RXN EMPTYIF	0000
C370	C2FIFOUAn (n = 0-31)	31:16 15:0	C2FIFOUA<31:0>								0000								
	, ,	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_		_	_	0000
C380	(n = 0.31)	15:0			_	_		_	_		_					I 2FIFOCI<4:			0000
	,														v		-		0000

TABLE 24-2: CAN2 REGISTER SUMMARY FOR PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES (CONTINUED)

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1: information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	S/HC-0	R/W-1	R/W-0	R/W-0
31:24	—	_	_	—	ABAT	F	•	
23:16	R-1	R-0	R-0	R/W-0	U-0	U-0	U-0	U-0
23.10	C	OPMOD<2:0>		CANCAP	—	—	—	—
15.0	R/W-0	U-0	R/W-0	U-0	R-0	U-0	U-0	U-0
15:8	ON ⁽¹⁾	_	SIDLE	—	CANBUSY	—	—	—
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	—	_			[DNCNT<4:0>		

REGISTER 24-1: CICON: CAN MODULE CONTROL REGISTER

Legend:	HC = Hardware Clear	S = Settable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-28 Unimplemented: Read as '0'

- bit 27 **ABAT:** Abort All Pending Transmissions bit
 - 1 = Signal all transmit buffers to abort transmission
 - 0 = Module will clear this bit when all transmissions aborted

bit 26-24 REQOP<2:0>: Request Operation Mode bits

- 111 = Set Listen All Messages mode
- 110 = Reserved
- 101 = Reserved
- 100 = Set Configuration mode
- 011 = Set Listen Only mode
- 010 = Set Loopback mode
- 001 = Set Disable mode
- 000 = Set Normal Operation mode

bit 23-21 OPMOD<2:0>: Operation Mode Status bits

- 111 = Module is in Listen All Messages mode
- 110 = Reserved
- 101 = Reserved
- 100 = Module is in Configuration mode
- 011 = Module is in Listen Only mode
- 010 = Module is in Loopback mode
- 001 = Module is in Disable mode
- 000 = Module is in Normal Operation mode

bit 20 CANCAP: CAN Message Receive Time Stamp Timer Capture Enable bit

- 1 = CANTMR value is stored on valid message reception and is stored with the message
- 0 = Disable CAN message receive time stamp timer capture and stop CANTMR to conserve power
- bit 19-16 Unimplemented: Read as '0'
- bit 15 ON: CAN On bit⁽¹⁾
 - 1 = CAN module is enabled
 - 0 = CAN module is disabled
- bit 14 Unimplemented: Read as '0'
- **Note 1:** If the user application clears this bit, it may take a number of cycles before the CAN module completes the current transaction and responds to this request. The user application should poll the CANBUSY bit to verify that the request has been honored.

REGISTER 24-1: CICON: CAN MODULE CONTROL REGISTER (CONTINUED)

bit 13 **SIDLE:** CAN Stop in Idle bit 1 = CAN Stops operation when system enters Idle mode 0 = CAN continues operation when system enters Idle mode

bit 12 Unimplemented: Read as '0'

- bit 11 CANBUSY: CAN Module is Busy bit
 - 1 = The CAN module is active
 - 0 = The CAN module is completely disabled
- bit 10-5 Unimplemented: Read as '0'

bit 4-0 **DNCNT<4:0>:** Device Net Filter Bit Number bits

10011-11111 = Invalid Selection (compare up to 18-bits of data with EID)

- 10010 = Compare up to data byte 2 bit 6 with EID17 (CiRXFn<17>)
- •
- •
- •

00001 = Compare up to data byte 0 bit 7 with EID0 (CiRXFn<0>) 00000 = Do not compare data bytes

Note 1: If the user application clears this bit, it may take a number of cycles before the CAN module completes the current transaction and responds to this request. The user application should poll the CANBUSY bit to verify that the request has been honored.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	_	_	—	—	—	—	—
22:16	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
23:16		WAKFIL		—	—	SEG	S2PH<2:0> ⁽¹	,4)
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	SEG2PHTS ⁽¹⁾	SAM ⁽²⁾	Ş	SEG1PH<2:0	>	Р	RSEG<2:0>	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	SJW<1:	0> ⁽³⁾			BRP<	5:0>		

REGISTER 24-2: CiCFG: CAN BAUD RATE CONFIGURATION REGISTER

Legend:	HC = Hardware Clear	S = Settable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-23 Unimplemented: Read as '0'

- bit 22 **WAKFIL:** CAN Bus Line Filter Enable bit 1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up
- bit 21-19 Unimplemented: Read as '0'

bit 18-16	SEG2PH<2:0>: Phase Buffer Segment 2 bits ^(1,4)
	111 = Length is 8 x TQ
	•
	•
	•
	000 = Length is 1 x Tq
bit 15	SEG2PHTS: Phase Segment 2 Time Select bit ⁽¹⁾
	1 = Freely programmable
	0 = Maximum of SEG1PH or Information Processing Time, whichever is greater
bit 14	SAM: Sample of the CAN Bus Line bit ⁽²⁾
	1 = Bus line is sampled three times at the sample point
	0 = Bus line is sampled once at the sample point
bit 13-11	SEG1PH<2:0>: Phase Buffer Segment 1 bits ⁽⁴⁾
	111 = Length is 8 x TQ
	•
	•
	•
	000 = Length is 1 x Tq
Note 1:	SEG2PH \leq SEG1PH. If SEG2PHTS is clear, SEG2PH will be set automatically.
2:	3 Time bit sampling is not allowed for BRP < 2.
3:	SJW ≤ SEG2PH.
4:	The Time Quanta per bit must be greater than 7 (that is, $TQBIT > 7$).

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

REGISTER 24-2: CiCFG: CAN BAUD RATE CONFIGURATION REGISTER (CONTINUED)

```
bit 10-8 PRSEG<2:0>: Propagation Time Segment bits<sup>(4)</sup>
           111 = \text{Length is 8 x Tq}
           000 = \text{Length is 1 x Tq}
           SJW<1:0>: Synchronization Jump Width bits<sup>(3)</sup>
bit 7-6
           11 = \text{Length is } 4 \times \text{Tq}
           10 = Length is 3 x TQ
           01 = \text{Length is } 2 \times TQ
           00 = \text{Length is } 1 \times TQ
           BRP<5:0>: Baud Rate Prescaler bits
bit 5-0
           111111 = TQ = (2 x 64)/FSYS
           111110 = TQ = (2 x 63)/FSYS
           000001 = TQ = (2 \times 2)/FSYS
           000000 = TQ = (2 \times 1)/FSYS
Note 1: SEG2PH \leq SEG1PH. If SEG2PHTS is clear, SEG2PH will be set automatically.
       2: 3 Time bit sampling is not allowed for BRP < 2.
```

- $\textbf{3:} \quad SJW \leq SEG2PH.$
- **4:** The Time Quanta per bit must be greater than 7 (that is, TQBIT > 7).

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
31.24	IVRIE	WAKIE	CERRIE	SERRIE	RBOVIE	_	—	—
23:16	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	_	—	_	_	MODIE	CTMRIE	RBIE	TBIE
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
15:8	IVRIF	WAKIF	CERRIF	SERRIF ⁽¹⁾	RBOVIF	_	—	—
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0					MODIF	CTMRIF	RBIF	TBIF

REGISTER 24-3: CIINT: CAN INTERRUPT REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	IVRIE: Invalid Message Received Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 30	WAKIE: CAN Bus Activity Wake-up Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 29	CERRIE: CAN Bus Error Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 28	SERRIE: System Error Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 27	RBOVIE: Receive Buffer Overflow Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 26-20	Unimplemented: Read as '0'
bit 19	MODIE: Mode Change Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 18	CTMRIE: CAN Timestamp Timer Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 17	RBIE: Receive Buffer Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 16	TBIE: Transmit Buffer Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 15	IVRIF: Invalid Message Received Interrupt Flag bit 1 = An invalid messages interrupt has occurred 0 = An invalid message interrupt has not occurred
Note 1:	This bit can only be cleared by turning the CAN module Off and On by

Note 1: This bit can only be cleared by turning the CAN module Off and On by clearing or setting the ON bit (CiCON<15>).

REGISTER 24-3: CIINT: CAN INTERRUPT REGISTER (CONTINUED)

- bit 14 WAKIF: CAN Bus Activity Wake-up Interrupt Flag bit 1 = A bus wake-up activity interrupt has occurred 0 = A bus wake-up activity interrupt has not occurred CERRIF: CAN Bus Error Interrupt Flag bit bit 13 1 = A CAN bus error has occurred 0 = A CAN bus error has not occurred bit 12 SERRIF: System Error Interrupt Flag bit 1 = A system error occurred (typically an illegal address was presented to the system bus) 0 = A system error has not occurred bit 11 **RBOVIF:** Receive Buffer Overflow Interrupt Flag bit 1 = A receive buffer overflow has occurred 0 = A receive buffer overflow has not occurred bit 10-4 Unimplemented: Read as '0' MODIF: CAN Mode Change Interrupt Flag bit bit 3 1 = A CAN module mode change has occurred (OPMOD<2:0> has changed to reflect REQOP) 0 = A CAN module mode change has not occurred bit 2 CTMRIF: CAN Timer Overflow Interrupt Flag bit 1 = A CAN timer (CANTMR) overflow has occurred 0 = A CAN timer (CANTMR) overflow has not occurred bit 1 **RBIF:** Receive Buffer Interrupt Flag bit 1 = A receive buffer interrupt is pending 0 = A receive buffer interrupt is not pending bit 0 TBIF: Transmit Buffer Interrupt Flag bit 1 = A transmit buffer interrupt is pending
 - 1 = A transmit buffer interrupt is pending
 0 = A transmit buffer interrupt is not pending
- **Note 1:** This bit can only be cleared by turning the CAN module Off and On by clearing or setting the ON bit (CiCON<15>).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	_	_	_	—	—		_	—	
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	—	—	_	—	_	_	—	—	
15.0	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0	
15:8	—	—	_			FILHIT<4:0>			
7.0	U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0	
7:0	_	ICODE<6:0> ⁽¹⁾							

REGISTER 24-4: CiVEC: CAN INTERRUPT CODE REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

bit 12-8	FILHIT<4:0>: Filter Hit Number bit
	11111 = Filter 31
	11110 = Filter 30
	•
	•
	00001 = Filter 1
	00000 = Filter 0
bit 7	Unimplemented: Read as '0'
bit 6-0	ICODE<6:0>: Interrupt Flag Code bits ⁽¹⁾
	11111111 = Reserved
	•
	•
	•
	1001001 = Reserved
	1001000 = Invalid message received (IVRIF) 1000111 = CAN module mode change (MODIF)
	1000110 = CAN timestamp timer (CTMRIF)
	1000101 = Bus bandwidth error (SERRIF)
	1000100 = Address error interrupt (SERRIF)
	1000011 = Receive FIFO overflow interrupt (RBOVIF)
	1000010 = Wake-up interrupt (WAKIF)
	1000001 = Error Interrupt (CERRIF)
	1000000 = No interrupt
	0111111 = Reserved
	•
	•
	0100000 = Reserved
	0011111 = FIFO31 Interrupt (CiFSTAT<31> set)
	0011110 = FIFO30 Interrupt (CiFSTAT<30> set)
	•
	•
	0000001 = FIFO1 Interrupt (CiFSTAT<1> set)
	0000000 = FIFO0 Interrupt (CiFSTAT<0> set)

Note 1: These bits are only updated for enabled interrupts.
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	—	—	_	_	—	_	—	—			
23:16	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0			
23.10	—	—	ТХВО	TXBP	RXBP	TXWARN	RXWARN	EWARN			
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
10.6		TERRCNT<7:0>									
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
7:0				RERRC	NT<7:0>						

REGISTER 24-5: CITREC: CAN TRANSMIT/RECEIVE ERROR COUNT REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-22 Unimplemented: Read as '0'

bit 21 **TXBO:** Transmitter in Error State Bus OFF (TERRCNT \geq 256)

- bit 20 **TXBP:** Transmitter in Error State Bus Passive (TERRCNT \geq 128)
- bit 19 **RXBP:** Receiver in Error State Bus Passive (RERRCNT \geq 128)
- bit 18 **TXWARN:** Transmitter in Error State Warning (128 > TERRCNT ≥ 96)
- bit 17 **RXWARN:** Receiver in Error State Warning $(128 > \text{RERRCNT} \ge 96)$
- bit 16 EWARN: Transmitter or Receiver is in Error State Warning
- bit 15-8 TERRCNT<7:0>: Transmit Error Counter
- bit 7-0 RERRCNT<7:0>: Receive Error Counter

REGISTER 24-6: CIFSTAT: CAN FIFO STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
31.24	FIFOIP31	FIFOIP30	FIFOIP29	FIFOIP28	FIFOIP27	FIFOIP26	FIFOIP25	FIFOIP24
23:16	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
23.10	FIFOIP23	FIFOIP22	FIFOIP21	FIFOIP20	FIFOIP19	FIFOIP18	FIFOIP17	FIFOIP16
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8	FIFOIP15	FIFOIP14	FIFOIP13	FIFOIP12	FIFOIP11	FIFOIP10	FIFOIP9	FIFOIP8
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0	FIFOIP7	FIFOIP6	FIFOIP5	FIFOIP4	FIFOIP3	FIFOIP2	FIFOIP1	FIFOIP0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 FIFOIP<31:0>: FIFOn Interrupt Pending bits

1 = One or more enabled FIFO interrupts are pending

0 = No FIFO interrupts are pending

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
31.24	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24
22:16	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
23:16	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
10.0	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7.0	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0

REGISTER 24-7: CIRXOVF: CAN RECEIVE FIFO OVERFLOW STATUS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 RXOVF<31:0>: FIFOn Receive Overflow Interrupt Pending bit

1 = FIFO has overflowed

0 = FIFO has not overflowed

REGISTER 24-8: CITMR: CAN TIMER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31.24				CANTS<	:15:8>					
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23.10	CANTS<7:0>									
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
10.6		CANTSPRE<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				CANTSPF	RE<7:0>					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CANTS<15:0>: CAN Time Stamp Timer bits

This is a free-running timer that increments every CANTSPRE system clocks when the CANCAP bit (CiCON<20>) is set.

bit 15-0 CANTSPRE<15:0>: CAN Time Stamp Timer Prescaler bits

1111 1111 1111 = CAN time stamp timer (CANTS) increments every 65,535 system clocks
.

0000 0000 0000 = CAN time stamp timer (CANTS) increments every system clock

Note 1: CiTMR will be paused when CANCAP = 0.

2: The CiTMR prescaler count will be reset on any write to CiTMR (CANTSPRE will be unaffected).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31.24				SID<1	0:3>					
22:16	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0		
23:16		SID<2:0>		—	MIDE	—	EID<	17:16>		
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
10.0		EID<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				EID<7	7:0>					

REGISTER 24-9: CIRXMn: CAN ACCEPTANCE FILTER MASK 'n' REGISTER (n = 0, 1, 2 OR 3)

Legend:

R = Readable bit W = Writable bit		U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-21 SID<10:0>: Standard Identifier bits

- 1 = Include the SIDx bit in filter comparison
- 0 = The SIDx bit is a 'don't care' in filter operation
- bit 20 Unimplemented: Read as '0'
- bit 19 MIDE: Identifier Receive Mode bit
 - 1 = Match only message types (standard/extended address) that correspond to the EXID bit in filter
 - 0 = Match either standard or extended address message if filters match (that is, if (Filter SID) = (Message SID) or if (FILTER SID/EID) = (Message SID/EID))

bit 18 Unimplemented: Read as '0'

bit 17-0 EID<17:0>: Extended Identifier bits

- 1 = Include the EIDx bit in filter comparison
- 0 = The EIDx bit is a 'don't care' in filter operation

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FLTEN3	MSEL3<1:0>		FSEL3<4:0>				
22.46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	FLTEN2	MSEL2<1:0>		FSEL2<4:0>				
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	FLTEN1	MSEL	1<1:0>		F	SEL1<4:0>		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	FLTEN0	MSEL	0<1:0>	FSEL0<4:0>				

REGISTER 24-10: CIFLTCON0: CAN FILTER CONTROL REGISTER 0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	FLTEN3: Filter 3 Enable bit
	1 = Filter is enabled 0 = Filter is disabled
bit 30-29	MSEL3<1:0>: Filter 3 Mask Select bits
	 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 28-24	FSEL3<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
bit 23	FLTEN2: Filter 2 Enable bit
	1 = Filter is enabled0 = Filter is disabled
bit 22-21	MSEL2<1:0>: Filter 2 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 20-16	FSEL2<4:0>: FIFO Selection bits
bit 20-10	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	• 00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0

REGISTER 24-10: CIFLTCONO: CAN FILTER CONTROL REGISTER 0 (CONTINUED)

bit 15	FLTEN1: Filter 1 Enable bit 1 = Filter is enabled
	0 = Filter is disabled
bit 14-13	MSEL1<1:0>: Filter 1 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected
	00 = Acceptance Mask 0 selected
bit 12-8	FSEL1<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
bit 7	FLTEN0: Filter 0 Enable bit
	1 = Filter is enabled 0 = Filter is disabled
bit 6-5	MSEL0<1:0>: Filter 0 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 4-0	FSEL0<4:0>: FIFO Selection bits
DIL 4-0	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	• 00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	FLTEN7	MSEL	7<1:0>		F	SEL7<4:0>		
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	FLTEN6	MSEL6<1:0>		FSEL6<4:0>				
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10.0	FLTEN5	MSEL5<1:0>		FSEL5<4:0>				
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FLTEN4	MSEL	4<1:0>		F	SEL4<4:0>		

REGISTER 24-11: CIFLTCON1: CAN FILTER CONTROL REGISTER 1

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	FLTEN7: Filter 7 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 30-29	MSEL7<1:0>: Filter 7 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
hit 20 24	FSEL7<4:0>: FIFO Selection bits
DIL 20-24	
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
bit 23	FLTEN6: Filter 6 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 22-21	MSEL6<1:0>: Filter 6 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
	00 = Acceptance Mask 0 selected
bit 20-16	FSEL6<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 - Massage matching filter is stored in EIEO buffer 20

11110 = Message matching filter is stored in FIFO buffer 30

•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

•

REGISTER 24-11: CIFLTCON1: CAN FILTER CONTROL REGISTER 1 (CONTINUED)

bit 15	FLTEN5: Filter 17 Enable bit
	0 = Filter is disabled
bit 14-13	MSEL5<1:0>: Filter 5 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 12-8	FSEL5<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
bit 7	FLTEN4: Filter 4 Enable bit
	1 = Filter is enabled0 = Filter is disabled
bit 6-5	MSEL4<1:0>: Filter 4 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 4-0	FSEL4<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
Note:	The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31.24	FLTEN11	MSEL1	MSEL11<1:0>		FSEL11<4:0>				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	FLTEN10	MSEL10<1:0>		FSEL10<4:0>					
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
10.0	FLTEN9	MSEL	9<1:0>	FSEL9<4:0>					
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	FLTEN8	MSEL	8<1:0>		F	SEL8<4:0>			

REGISTER 24-12: CIFLTCON2: CAN FILTER CONTROL REGISTER 2

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	FLTEN11: Filter 11 Enable bit
	1 = Filter is enabled 0 = Filter is disabled
bit 30-29	MSEL11<1:0>: Filter 11 Mask Select bits
	 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 28-24	FSEL11<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
bit 23	FLTEN10: Filter 10 Enable bit
	1 = Filter is enabled0 = Filter is disabled
bit 22-21	MSEL10<1:0>: Filter 10 Mask Select bits
	 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 20-16	FSEL10<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0

REGISTER 24-12: CIFLTCON2: CAN FILTER CONTROL REGISTER 2 (CONTINUED)

bit 15	FLTEN9: Filter 9 Enable bit 1 = Filter is enabled 0 = Filter is disabled
bit 14-13	MSEL9<1:0>: Filter 9 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 12-8	FSEL9<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30 •
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
bit 7	FLTEN8: Filter 8 Enable bit 1 = Filter is enabled 0 = Filter is disabled
bit 6-5	MSEL8<1:0>: Filter 8 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 4-0	FSEL8<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30 00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
r	

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	FLTEN15	MSEL1	5<1:0>	FSEL15<4:0>				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	FLTEN14	MSEL14<1:0>		FSEL14<4:0>				
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10.0	FLTEN13	MSEL1	3<1:0>	FSEL13<4:0>				
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	FLTEN12	MSEL1	2<1:0>		F	SEL12<4:0>		

REGISTER 24-13: CIFLTCON3: CAN FILTER CONTROL REGISTER 3

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	FLTEN15: Filter 15 Enable bit 1 = Filter is enabled 0 = Filter is disabled
bit 30-29	MSEL15<1:0>: Filter 15 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 28-24	FSEL15<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30 00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
bit 23	FLTEN14: Filter 14 Enable bit 1 = Filter is enabled 0 = Filter is disabled
bit 22-21	MSEL14<1:0>: Filter 14 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 20-16	FSEL14<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30 00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
Note:	The hits in this register can only be modified if the correspondir

REGISTER 24-13: CIFLTCON3: CAN FILTER CONTROL REGISTER 3 (CONTINUED)

	· · · · · · · · · · · · · · · · · · ·
bit 15	FLTEN13: Filter 13 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 14-13	MSEL13<1:0>: Filter 13 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
	00 = Acceptance Mask 0 selected
bit 12-8	FSEL13<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
bit 7	FLTEN12: Filter 12 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 6-5	MSEL12<1:0>: Filter 12 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
	00 = Acceptance Mask 0 selected
bit 4-0	FSEL12<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
· · · · · · · · · · · · · · · · · · ·	

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	FLTEN19	MSEL1	9<1:0>	FSEL19<4:0>				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	FLTEN18	MSEL18<1:0>		FSEL18<4:0>				
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	FLTEN17	MSEL1	7<1:0>		F	SEL17<4:0>	>	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	FLTEN16	MSEL1	6<1:0>		F	SEL16<4:0>	>	

REGISTER 24-14: CIFLTCON4: CAN FILTER CONTROL REGISTER 4

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	FLTEN19: Filter 19 Enable bit 1 = Filter is enabled
	0 = Filter is disabled
bit 30-29	MSEL19<1:0>: Filter 19 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 28-24	FSEL19<4:0>: FIFO Selection bits
	 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30 •
	•
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
bit 23	FLTEN18: Filter 18 Enable bit
	1 = Filter is enabled0 = Filter is disabled
bit 22-21	MSEL18<1:0>: Filter 18 Mask Select bits
	 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 20-16	FSEL18<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
Note:	The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

REGISTER 24-14: CIFLTCON4: CAN FILTER CONTROL REGISTER 4 (CONTINUED)

	(
bit 15	FLTEN17: Filter 13 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 14-13	MSEL17<1:0>: Filter 17 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
	00 = Acceptance Mask 0 selected
bit 12-8	FSEL17<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
bit 7	FLTEN16: Filter 16 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 6-5	MSEL16<1:0>: Filter 16 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
	00 = Acceptance Mask 0 selected
bit 4-0	FSEL16<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	FLTEN23	MSEL2	3<1:0>	FSEL23<4:0>				
22:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	FLTEN22	MSEL22<1:0>		FSEL22<4:0>				
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10.0	FLTEN21	MSEL2	21<1:0>		F	SEL21<4:0>	•	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	FLTEN20	MSEL2	20<1:0>		F	SEL20<4:0>	•	

REGISTER 24-15: CIFLTCON5: CAN FILTER CONTROL REGISTER 5

Legend:

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31	FLTEN23: Filter 23 Enable bit
	1 = Filter is enabled 0 = Filter is disabled
bit 30-29	MSEL23<1:0>: Filter 23 Mask Select bits
511 00 25	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
bit 28-24	00 = Acceptance Mask 0 selected FSEL23<4:0>: FIFO Selection bits
DIL 20-24	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	:
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
bit 23	FLTEN22: Filter 22 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 22-21	MSEL22<1:0>: Filter 22 Mask Select bits
	11 = Acceptance Mask 3 selected10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
	00 = Acceptance Mask 0 selected
bit 20-16	FSEL22<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	• 00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
Nata	The bits in this register can only be medified if the server and

REGISTER 24-15: CIFLTCON5: CAN FILTER CONTROL REGISTER 5 (CONTINUED)

	· · · · · · · · · · · · · · · · · · ·	
bit 15	FLTEN21: Filter 21 Enable bit	
	1 = Filter is enabled	
	0 = Filter is disabled	
bit 14-13	MSEL21<1:0>: Filter 21 Mask Select bits	
	11 = Acceptance Mask 3 selected	
	10 = Acceptance Mask 2 selected	
	01 = Acceptance Mask 1 selected	
	00 = Acceptance Mask 0 selected	
bit 12-8	FSEL21<4:0>: FIFO Selection bits	
	11111 = Message matching filter is stored in FIFO buffer 31	
	11110 = Message matching filter is stored in FIFO buffer 30	
	•	
	00001 = Message matching filter is stored in FIFO buffer 1	
	00000 = Message matching filter is stored in FIFO buffer 0	
bit 7	FLTEN20: Filter 20 Enable bit	
	1 = Filter is enabled	
	0 = Filter is disabled	
bit 6-5	MSEL20<1:0>: Filter 20 Mask Select bits	
	11 = Acceptance Mask 3 selected	
	10 = Acceptance Mask 2 selected	
	01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected	
h:+ 4 0	•	
bit 4-0	FSEL20<4:0>: FIFO Selection bits	
	11111 = Message matching filter is stored in FIFO buffer 31	
	11110 = Message matching filter is stored in FIFO buffer 30	
	•	
	00001 = Message matching filter is stored in FIFO buffer 1	
	00000 = Message matching filter is stored in FIFO buffer 0	

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31.24	FLTEN27	MSEL2	27<1:0>		FSEL27<4:0>				
22:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	FLTEN26	MSEL26<1:0>		FSEL26<4:0>					
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	FLTEN25	MSEL2	25<1:0>			FSEL25<4:0>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	FLTEN24	MSEL2	24<1:0>			FSEL24<4:0>	•		

REGISTER 24-16: CIFLTCON6: CAN FILTER CONTROL REGISTER 6

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	FLTEN27: Filter 27 Enable bit 1 = Filter is enabled 0 = Filter is disabled
bit 30-29	MSEL27<1:0>: Filter 27 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 28-24	FSEL27<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
bit 23	FLTEN26: Filter 26 Enable bit 1 = Filter is enabled 0 = Filter is disabled
bit 22-21	MSEL26<1:0>: Filter 26 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 20-16	<pre>FSEL26<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30</pre>

REGISTER 24-16: CIFLTCON6: CAN FILTER CONTROL REGISTER 6 (CONTINUED)

bit 15	FLTEN25: Filter 25 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 14-13	MSEL25<1:0>: Filter 25 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
	00 = Acceptance Mask 0 selected
bit 12-8	FSEL25<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
bit 7	FLTEN24: Filter 24 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 6-5	MSEL24<1:0>: Filter 24 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
	00 = Acceptance Mask 0 selected
bit 4-0	FSEL24<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
Note:	The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	FLTEN31	MSEL31<1:0>		N31 MSEL31<1:0> FSEL31<4:0>				
22:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	FLTEN30	MSEL30<1:0>		FSEL30<4:0>				
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10.0	.o FLTEN29 MSEL29<1:0>		MSEL29<1:0>			FSEL29<4:0>		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	FLTEN28	MSEL2	8<1:0>			FSEL28<4:0>		

REGISTER 24-17: CIFLTCON7: CAN FILTER CONTROL REGISTER 7

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

		0 – Dit is cleared	
bit 31	FLTEN31: Filter 31 Enable bit 1 = Filter is enabled		
	0 = Filter is disabled		
bit 30-29	MSEL31<1:0>: Filter 31 Mask Select	t bits	
	11 = Acceptance Mask 3 selected		
	10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected		
	00 = Acceptance Mask 0 selected		
bit 28-24	FSEL31<4:0>: FIFO Selection bits		
	11111 = Message matching filter is		
	11110 = Message matching filter is	stored in FIFO buffer 30	
	•		
	•	atored in FIFO buffer (
	00001 = Message matching filter is 00000 = Message matching filter is		
bit 23	FLTEN30: Filter 30Enable bit		
	1 = Filter is enabled		
	0 = Filter is disabled		
bit 22-21	MSEL30<1:0>: Filter 30Mask Select	t bits	
	11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected		
	01 = Acceptance Mask 2 selected		
	00 = Acceptance Mask 0 selected		
bit 20-16	FSEL30<4:0>: FIFO Selection bits		
	11111 = Message matching filter is		
	11110 = Message matching filter is	stored in FIFO buffer 30	
	•		
	• 0.0001 - Magazara matching filter is	stored in EIEO buffer 1	
	00001 = Message matching filter is 00000 = Message matching filter is		
Note:	The bits in this register can only be	modified if the correspondir	ng filter enable (FLTENn) bit is '0'.

REGISTER 24-17: CIFLTCON7: CAN FILTER CONTROL REGISTER 7 (CONTINUED)

bit 15	FLTEN29: Filter 29 Enable bit 1 = Filter is enabled 0 = Filter is disabled
bit 14-13	MSEL29<1:0>: Filter 29 Mask Select bits
	 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 12-8	FSEL29<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
bit 7	FLTEN28: Filter 28 Enable bit
	1 = Filter is enabled0 = Filter is disabled
bit 6-5	MSEL28<1:0>: Filter 28 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 4-0	FSEL28<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
Note:	The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
31.24				SID<	10:3>				
22.46	R/W-x	R/W-x	R/W-x	U-0	R/W-0	U-0	R/W-x	R/W-x	
23:16		SID<2:0>		—	EXID	—	EID<1	7:16>	
15.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
15:8	EID<15:8>								
7:0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
				EID<	:7:0>				

REGISTER 24-18: CIRXFn: CAN ACCEPTANCE FILTER 'n' REGISTER 7 (n = 0 THROUGH 31)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-21 SID<10:0>: Standard Identifier bits

- 1 = Message address bit SIDx must be '1' to match filter
- 0 = Message address bit SIDx must be '0' to match filter
- bit 20 Unimplemented: Read as '0'
- bit 19 **EXID:** Extended Identifier Enable bits
 - 1 = Match only messages with extended identifier addresses
 - 0 = Match only messages with standard identifier addresses
- bit 18 Unimplemented: Read as '0'
- bit 17-0 EID<17:0>: Extended Identifier bits
 - 1 = Message address bit EIDx must be '1' to match filter
 - 0 = Message address bit EIDx must be '0' to match filter

Note: This register can only be modified when the filter is disabled (FLTENn = 0).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R/W-0	R/W-0								
31.24		CiFIFOBA<31:24>								
23:16	R/W-0	R/W-0								
23.10	CiFIFOBA<23:16>									
15:8	R/W-0	R/W-0								
0.61	CiFIFOBA<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0 ⁽¹⁾	R-0 ⁽¹⁾		
7:0				CiFIFO	3A<7:0>					

REGISTER 24-19: CIFIFOBA: CAN MESSAGE BUFFER BASE ADDRESS REGISTER

Legend:

Logonal			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CiFIFOBA<31:0>: CAN FIFO Base Address bits

These bits define the base address of all message buffers. Individual message buffers are located based on the size of the previous message buffers. This address is a physical address. Bits <1:0> are read-only and read as '0', forcing the messages to be 32-bit word-aligned in device RAM.

Note 1: This bit is unimplemented and will always read '0', which forces word-alignment of messages.

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

						•		,	
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	—	—	—	_	—	—	_	—	
00.40	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	—	—	—	FSIZE<4:0> ⁽¹⁾					
15.0	U-0	S/HC-0	S/HC-0	R/W-0	U-0	U-0	U-0	U-0	
15:8	—	FRESET	UINC	DONLY ⁽¹⁾	—	_	_	—	
7.0	R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	TXEN	TXABAT ⁽²⁾	TXLARB ⁽³⁾	TXERR ⁽³⁾	TXREQ	RTREN	TXPR	<1:0>	

REGISTER 24-20: CiFIFOCONn: CAN FIFO CONTROL REGISTER 'n' (n = 0 THROUGH 31)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-21 Unimplemented: Read as '0'

bit 20-16 FSIZE<4:0>: FIFO Size bits'	bit 20-16	E<4:0>: FIFO Size bits ⁽¹⁾
---------------------------------------	-----------	---------------------------------------

- 11111 = FIFO is 32 messages deep
- •
- 00010 = FIFO is 3 messages deep 00001 = FIFO is 2 messages deep

00000 = FIFO is 1 message deep

bit 15 Unimplemented: Read as '0'

bit 14 FRESET: FIFO Reset bits

1 = FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user should poll whether this bit is clear before taking any action.

0 = No effect

bit 13 UINC: Increment Head/Tail bit

 $\frac{TXEN = 1:}{When this bit is set the FIFO head will increment by a single message$ $<math display="block">\frac{TXEN = 0:}{When this bit is set the FIFO tail will increment by a single message$ When this bit is set the FIFO tail will increment by a single message $<math display="block">\frac{TXEN = 0:}{When this bit is set the FIFO tail will increment by a single message }$

bit 12 DONLY: Store Message Data Only bit⁽¹⁾

 $\frac{\text{TXEN} = 1:}{\text{This bit is not used and has no effect.}}$ $\frac{\text{TXEN} = 0:}{\text{TXEN} = 0:}$ (FIFO configured as a Receive FIFO)

1 =Only data bytes will be stored in the FIFO

0 = Full message is stored, including identifier

bit 11-8 Unimplemented: Read as '0'

- bit 7 **TXEN:** TX/RX Buffer Selection bit
 - 1 = FIFO is a Transmit FIFO
 - 0 = FIFO is a Receive FIFO
- **Note 1:** These bits can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> bits (CiCON<23:21>) = 100).
 - 2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
 - 3: This bit is reset on any read of this register or when the FIFO is reset.

REGISTER 24-20: CiFIFOCONn: CAN FIFO CONTROL REGISTER 'n' (n = 0 THROUGH 31)

- bit 6 TXABAT: Message Aborted bit⁽²⁾ 1 = Message was aborted 0 = Message completed successfully bit 5 TXLARB: Message Lost Arbitration bit⁽³⁾ 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent TXERR: Error Detected During Transmission bit⁽³⁾ bit 4 1 = A bus error occured while the message was being sent 0 = A bus error did not occur while the message was being sent bit 3 **TXREQ:** Message Send Request TXEN = 1: (FIFO configured as a Transmit FIFO) Setting this bit to '1' requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to '0' while set ('1') will request a message abort. TXEN = 0: (FIFO configured as a receive FIFO) This bit has no effect. bit 2 RTREN: Auto RTR Enable bit 1 = When a remote transmit is received, TXREQ will be set 0 = When a remote transmit is received, TXREQ will be unaffected bit 1-0 TXPR<1:0>: Message Transmit Priority bits 11 = Highest message priority 10 = High intermediate message priority 01 = Low intermediate message priority 00 = Lowest message priority Note 1: These bits can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> bits (CiCON<23:21>) = 100).
 - 2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
 - 3: This bit is reset on any read of this register or when the FIFO is reset.

REGISTER 24-21: CiFIFOINTn: CAN FIFO INTERRUPT REGISTER 'n' (n = 0 THROUGH 31)								
Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit
Range	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0

Range	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
31:24	—	_		_		TXNFULLIE	TXHALFIE	TXEMPTYIE
00.40	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	—				RXOVFLIE	RXFULLIE	RXHALFIE	RXNEMPTYIE
15.0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
15:8	—	_		_		TXNFULLIF ⁽¹⁾	TXHALFIF	TXEMPTYIF ⁽¹⁾
7.0	U-0	U-0	U-0	U-0	R/W-0	R-0	R-0	R-0
7:0	_	_	_	_	RXOVFLIF	RXFULLIF ⁽¹⁾	RXHALFIF ⁽¹⁾	RXNEMPTYIF ⁽¹⁾

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-27 Unimplemented: Read as '0'

bit 26	TXNFULLIE: Transmit FIFO Not Full Interrupt Enable bit
	 1 = Interrupt enabled for FIFO not full 0 = Interrupt disabled for FIFO not full
bit 25	TXHALFIE: Transmit FIFO Half Full Interrupt Enable bit
	 1 = Interrupt enabled for FIFO half full 0 = Interrupt disabled for FIFO half full
bit 24	TXEMPTYIE: Transmit FIFO Empty Interrupt Enable bit
	 1 = Interrupt enabled for FIFO empty 0 = Interrupt disabled for FIFO empty
bit 23-20	Unimplemented: Read as '0'
bit 19	RXOVFLIE: Overflow Interrupt Enable bit
	1 = Interrupt enabled for overflow event
	0 = Interrupt disabled for overflow event
bit 18	RXFULLIE: Full Interrupt Enable bit
	1 = Interrupt enabled for FIFO full
L:47	0 = Interrupt disabled for FIFO full
bit 17	RXHALFIE: FIFO Half Full Interrupt Enable bit
	 1 = Interrupt enabled for FIFO half full 0 = Interrupt disabled for FIFO half full
bit 16	RXNEMPTYIE: Empty Interrupt Enable bit
	1 = Interrupt enabled for FIFO not empty
	0 = Interrupt disabled for FIFO not empty
bit 15-11	Unimplemented: Read as '0'
bit 10	TXNFULLIF: Transmit FIFO Not Full Interrupt Flag bit ⁽¹⁾
	<u>TXEN = 1:</u> (FIFO configured as a transmit buffer)
	1 = FIFO is not full 0 = FIFO is full
	<u>TXEN = 0:</u> (FIFO configured as a receive buffer) Unused, reads '0'

Note 1: This bit is read-only and reflects the status of the FIFO.

REGISTER 24-21: CiFIFOINTn: CAN FIFO INTERRUPT REGISTER 'n' (n = 0 THROUGH 31)

- bit 9 TXHALFIF: FIFO Transmit FIFO Half Empty Interrupt Flag bit⁽¹⁾ TXEN = 1: (FIFO configured as a transmit buffer) 1 = FIFO is \leq half full 0 = FIFO is > half full TXEN = 0: (FIFO configured as a receive buffer) Unused, reads '0' bit 8 **TXEMPTYIF:** Transmit FIFO Empty Interrupt Flag bit⁽¹⁾ TXEN = 1: (FIFO configured as a transmit buffer) 1 = FIFO is empty 0 = FIFO is not empty, at least 1 message queued to be transmitted TXEN = 0: (FIFO configured as a receive buffer) Unused, reads '0' bit 7-4 Unimplemented: Read as '0' bit 3 **RXOVFLIF:** Receive FIFO Overflow Interrupt Flag bit TXEN = 1: (FIFO configured as a transmit buffer) Unused, reads '0' TXEN = 0: (FIFO configured as a receive buffer) 1 = Overflow event has occurred 0 = No overflow event occuredbit 2 **RXFULLIF:** Receive FIFO Full Interrupt Flag bit⁽¹⁾ TXEN = 1: (FIFO configured as a transmit buffer) Unused, reads '0' TXEN = 0: (FIFO configured as a receive buffer) 1 = FIFO is full 0 = FIFO is not full RXHALFIF: Receive FIFO Half Full Interrupt Flag bit⁽¹⁾ bit 1 TXEN = 1: (FIFO configured as a transmit buffer) Unused, reads '0' TXEN = 0: (FIFO configured as a receive buffer) 1 = FIFO is \geq half full 0 = FIFO is < half full bit 0 **RXNEMPTYIF:** Receive Buffer Not Empty Interrupt Flag bit⁽¹⁾ TXEN = 1: (FIFO configured as a transmit buffer) Unused, reads '0' TXEN = 0: (FIFO configured as a receive buffer) 1 = FIFO is not empty, has at least 1 message 0 = FIFO is empty
- Note 1: This bit is read-only and reflects the status of the FIFO.

						•		,	
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	R-x	R-x							
31.24				CiFIFOUA	n<31:24>			•	
23:16	R-x	R-x							
23.10	CiFIFOUAn<23:16>								
45.0	R-x	R-x							
15:8				CiFIFOU	An<15:8>				
7:0	R-x	R-x	R-x	R-x	R-x	R-x	R-0 ⁽¹⁾	R-0 ⁽¹⁾	
		•		CiFIFOU	IAn<7:0>				

REGISTER 24-22: CiFIFOUAn: CAN FIFO USER ADDRESS REGISTER 'n' (n = 0 THROUGH 31)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CiFIFOUAn<31:0>: CAN FIFO User Address bits

TXEN = 1: (FIFO configured as a transmit buffer)

A read of this register will return the address where the next message is to be written (FIFO head).

TXEN = 0: (FIFO configured as a receive buffer)

A read of this register will return the address where the next message is to be read (FIFO tail).

Note 1: This bit will always read '0', which forces byte-alignment of messages.

Note: This register is not guaranteed to read correctly in Configuration mode, and should only be accessed when the module is not in Configuration mode.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	_	_	_	_		_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	_	_	_	_		_
7:0	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
7.0	—	—	-		(CiFIFOCI<4:0	>	

REGISTER 24-23: CiFIFOCIN: CAN MODULE MESSAGE INDEX REGISTER 'n' (n = 0 THROUGH 31)

Legend:

J			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-5 Unimplemented: Read as '0'

bit 4-0 CiFIFOCIn<4:0>: CAN Side FIFO Message Index bits

TXEN = 1: (FIFO configured as a transmit buffer)

A read of this register will return an index to the message that the FIFO will next attempt to transmit.

TXEN = 0: (FIFO configured as a receive buffer)

A read of this register will return an index to the message that the FIFO will use to save the next message.

25.0 ETHERNET CONTROLLER

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 35. "Ethernet Controller" (DS60001155) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The Ethernet controller is a bus master module that interfaces with an off-chip Physical Layer (PHY) to implement a complete Ethernet node in a system.

Key features of the Ethernet Controller include:

- Supports 10/100 Mbps data transfer rates
- Supports full-duplex and half-duplex operation
- Supports RMII and MII PHY interface
- Supports MIIM PHY management interface
- Supports both manual and automatic Flow Control
- RAM descriptor-based DMA operation for both receive and transmit path
- · Fully configurable interrupts
- Configurable receive packet filtering
 - CRC check
 - 64-byte pattern match
 - Broadcast, multicast and unicast packets
 - Magic Packet™
 - 64-bit hash table
 - Runt packet
- Supports packet payload checksum calculation
- · Supports various hardware statistics counters

Figure 25-1 illustrates a block diagram of the Ethernet controller.

FIGURE 25-1: ETHERNET CONTROLLER BLOCK DIAGRAM



© 2009-2016 Microchip Technology Inc.

Table 25-1, Table 25-2, Table 25-3 and Table 25-4 show four interfaces and the associated pins that can be used with the Ethernet Controller.

TABLE 25-1:MII MODE DEFAULT
INTERFACE SIGNALS
(FMIIEN = 1, FETHIO = 1)

Pin Name	Description
EMDC	Management Clock
EMDIO	Management I/O
ETXCLK	Transmit Clock
ETXEN	Transmit Enable
ETXD0	Transmit Data
ETXD1	Transmit Data
ETXD2	Transmit Data
ETXD3	Transmit Data
ETXERR	Transmit Error
ERXCLK	Receive Clock
ERXDV	Receive Data Valid
ERXD0	Receive Data
ERXD1	Receive Data
ERXD2	Receive Data
ERXD3	Receive Data
ERXERR	Receive Error
ECRS	Carrier Sense
ECOL	Collision Indication

TABLE 25-2:RMII MODE DEFAULT
INTERFACE SIGNALS
(FMIIEN = 0, FETHIO = 1)

Pin Name	Description
EMDC	Management Clock
EMDIO	Management I/O
ETXEN	Transmit Enable
ETXD0	Transmit Data
ETXD1	Transmit Data
EREFCLK	Reference Clock
ECRSDV	Carrier Sense – Receive Data Valid
ERXD0	Receive Data
ERXD1	Receive Data
ERXERR	Receive Error

Note: Ethernet controller pins that are not used by selected interface can be used by other peripherals.

TABLE 25-3:MII MODE ALTERNATE
INTERFACE SIGNALS
(FMIIEN = 1, FETHIO = 0)

Pin Name	Description			
AEMDC	Management Clock			
AEMDIO	Management I/O			
AETXCLK	Transmit Clock			
AETXEN	Transmit Enable			
AETXD0	Transmit Data			
AETXD1	Transmit Data			
AETXD2	Transmit Data			
AETXD3	Transmit Data			
AETXERR	Transmit Error			
AERXCLK	Receive Clock			
AERXDV	Receive Data Valid			
AERXD0	Receive Data			
AERXD1	Receive Data			
AERXD2	Receive Data			
AERXD3	Receive Data			
AERXERR	Receive Error			
AECRS	Carrier Sense			
AECOL	Collision Indication			
Note: The	Note: The MIL mode Alternate Interface is not			

Note: The MII mode Alternate Interface is not available on 64-pin devices.

TABLE 25-4:RMII MODE ALTERNATE
INTERFACE SIGNALS
(FMIIEN = 0, FETHIO = 0)

Pin Name	Description
AEMDC	Management Clock
AEMDIO	Management I/O
AETXEN	Transmit Enable
AETXD0	Transmit Data
AETXD1	Transmit Data
AEREFCLK	Reference Clock
AECRSDV	Carrier Sense – Receive Data Valid
AERXD0	Receive Data
AERXD1	Receive Data
AERXERR	Receive Error

25.1 Control Registers

TABLE 25-5: ETHERNET CONTROLLER REGISTER SUMMARY FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H, PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX695F512L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX764F128H, PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES

No. No. <th>ŝ</th> <th></th> <th>its</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>	ŝ											its								
900 8116	Virtual Addres (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9			22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
100 100 - SI(1) - - TXT - <t< td=""><td></td><td>FTUOONIA</td><td>31:16</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>PTV<</td><td>:15:0></td><td></td><td></td><td></td><td>1</td><td>1</td><td></td><td>1</td><td>0000</td></t<>		FTUOONIA	31:16								PTV<	:15:0>				1	1		1	0000
9010 FTHC012 15.0 - <	9000	ETHCON1	15:0	ON	_	SIDL	_	—	_	TXRTS	RXEN	AUTOFC	_	_	MANFC		—	_	BUFCDEC	0000
Note 9020 PTHXX 31:6	9010	ETHCON2		_	_	—	-	—	-	-		_		_	_	_	-	_	_	0000
9020 FH/XS1 15.0 - - - - - - - 000 000 000 ETHRS1 31:6 - - - 000 000 000 ETHRS1 31:6 - - 000	3010	LINCONZ		_	—	_	—	_					>			—	—	—	—	0000
Image: marrow of the strephysical strep	9020	ETHTXST										R<31:16>								0000
9030 ETHRNS 15.0 - - 0 0 9040 ETHRND 31:6 - - - 00 00 00 15.0 - 00 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>TXSTADI</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td>0000</td>										TXSTADI									_	0000
9040 ETHHT0 31:6 15:0 Image: State	9030	ETHRXST																		
9040 ETHHT0 15.0 Image: Final state stat																				
9050 ETHHTI 31.16 15.0	9040	ETHHT0									HT<	31:0>								0000
900 EHH11 15.0 H1<63:32 H1<63:32 H1 000 H1 000 H1 000 H1 000 H1 000 H1 000																				0000
9060 ETHPMM 31:16 15:0 91:16 91:17 91:16 91:17 91:17 91:17 91:17	9050	ETHHT1									HT<6	3:32>								0000
900 ETHPMM 15.0 PMM<31:0> 000 9070 ETHPMM 31:6 - - - - - - 000 000 9080 ETHPMC 31:6 - - - - - - - - 000 000 9080 ETHPMC 31:6 - - - - - - - - 000 9080 ETHPMC 31:16 - - - - - - - - - - - - 000 9080 ETHPMC 31:16 - 000 000 000 000 000 000 000 000 000 0000 0000 0000																				0000
9070 ETHPMM1 ^{31:16} / 15.0 9080 ^{31:16} / 16 15.0 9090 ^{31:16} / 15.0 9090 ^{31:16} / 15.0 9090 ^{31:16} / 15.0 9090 ^{31:16} / 15.0 9090 ^{31:16} / 15.0 9090 ^{31:16} / 15.0 9090 ^{31:16} / 9090 ^{31:16} / 9090 ^{31:16} / 9090 ^{31:16} /	9060	ETHPMM0									PMM-	<31:0>								0000
907 ETHPMM 15.0 PMM<23.32> PMM<23.32> PMM<23.32> PMM<24.32																				0000
908 Bit file	9070	ETHPMM1									PMM<	63:32>								0000
9080 ETHPMCS 15:0 PMCS 15:0 00 9090 ETHPMO 15:0 - - - - - - - - 00 9040 ETHRXFC 15:0 - - - - - - - - - - 00 9040 ETHRXFC 15:0 - - - - - - - - - - - 00 9040 ETHRXFC 15:0 HTEN MPEN - NOTPM PMMODE<3:0> CRC ERREN CRC OKEN RUNT ERREN RUNTEN UCEN NOT MEEN MCEN BCEN 00 9080 ETHRXWM 15:0 - - - - - RXFWAR7:0> 00 90C0 ETHEN 31:16 - - - - - - 00 90C0 ETHEN 31:16 - - - - - - - 00 90C0 ETHEN 31:16				_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9090 ETHPMO 31:16 - - - - - - - - - - 00 9040 ETHRXFC 31:16 - - - - - - - - - - - 00 90A0 ETHRXFC 31:16 - - - - - - - - - - - - - - - - - - 00 90A0 ETHRXFC 15:0 HTEN MPEN - NOTPM PMMODE<3:0> CRC ERREN CRC OKEN RUNT RENN RUNTEN UCEN NOT MCEN BCEN 00 90B0 ETHRXWM 31:16 - - - - - - RX RX NOT MEEN MCEN BCEN 00 90C0 ETHIEN 15:0 - T - - - - - - <td>9080</td> <td>ETHPMCS</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PMCS</td> <td><15:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	9080	ETHPMCS									PMCS	<15:0>								0000
Main 15:0			31:16	_	_	_	_	_	—	_	_	_			_	_	_			0000
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	9090	ETHPMO	15:0								PMO.	<15:0>					•			0000
15:0 HTEN MPEN - NOTPM PMMODE<3:0> ERR OKEN RUNTEN UCEN MCEN MCEN BCEN 00 90B0 ETHRXWH 16 - - - - - - - RUNTEN UCEN MEEN MCEN BCEN 00 90B0 ETHRXWH 15:0 - - - - - - - RUNTEN UCEN MEEN MCEN BCEN 00 90C0 ETHIEN 15:0 - - - - - - - - 00 90C0 ETHIEN 15:0 - T - - - - - - - 0 0 90D0 ETHIRO 15:0 - T RX PK MARKIE PK MARKIE PK ACTIE - TX ABORTIE BUFNAIE OVFLWIE 0 90D0 ET			31:16	_	_	_	_	_	_	_	_	_	_	_	_		_	_		0000
900 ETHRXWI 15.0 - - - - - - - - RX RX - - 00 900 ETHRXWI 15.0 - - - - - - - RX - RX - - - - 00 9000 ETHIEN 31:16 - 0 - - - - - - - - - - - - - 0 0 9000 ETHIRO 31:16 - - - - - - - - - - - - - - - - - - 0 0 0	90A0	ETHRXFC	15:0	HTEN	MPEN	_	NOTPM		PMMO	DE<3:0>					RUNTEN	UCEN		MCEN	BCEN	0000
15:0 - - - - - - - - - - - 00 90C0 ETHIEN 31:16 - - - - - - - - - - - 00 90C0 ETHIEN 31:16 - - - - - - - - - 00 90D0 ETHIRO 31:16 - - - - - - - - 0 0 00 0 <td>0080</td> <td></td> <td>31:16</td> <td>—</td> <td>_</td> <td>_</td> <td>_</td> <td>—</td> <td>_</td> <td>_</td> <td>_</td> <td></td> <td></td> <td></td> <td>RXFW</td> <td>M<7:0></td> <td></td> <td></td> <td></td> <td>0000</td>	0080		31:16	—	_	_	_	—	_	_	_				RXFW	M<7:0>				0000
90C0 ETHIEN 15:0 - TX BUSEIE RX BUSEIE - - - EW MARKIE FW MARKIE RX DONEIE PK TPENDIE RX ACTIE - TX ABORTIE RX BUFNAIE RX OVFLWIE 00 90D0 ETHIRO 31:16 - - - - - - - - 0 00	90B0		15:0	—			_	_	_	—					RXEW	/M<7:0>				0000
15:0 - BUSEIE BUSEIE - - - MARKIE MARKIE DONEIE TPENDIE ACTIE - DONEIE ABORTIE BUFNAIE OVFLWIE 00 190D0 FTHIRD 31:16 - - - - - - - - 00			31:16	_	_	—	—	—	_	-	_	_	_	_	—	—	—	-	—	0000
	90C0	ETHIEN	15:0	_			_	_	_						_					0000
USUN TIPE IN THE AND A CONTRACT AND	9000	ETHIRO	31:16	_	_	_	_	_	_	-	_	_	_	_	_	_	-	_	_	0000
	3000		15:0	_	TXBUSE	RXBUSE	_	_	_	EWMARK	FWMARK	RXDONE	PKTPEND	RXACT	_	TXDONE	TXABORT	RXBUFNA	RXOVFLW	0000

Note 1: All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: Reset values default to the factory programmed value.

TABLE 25-5: ETHERNET CONTROLLER REGISTER SUMMARY FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H, PIC32MX775F256H, PIC32MX775F512H, PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX695F512L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX764F128H, PIC32MX764F128H, PIC32MX764F128H, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES (CONTINUED) PIC32MX775F256L,

ess		0								В	its								ŝ
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
90E0	ETHSTAT	31:16 15:0	_		_	_	_			_	BUSY	TXBUSY	RXBUSY	BUFC	NT<7:0>	_	_	_	0000
	ETH	31:16	_		_	_			_		_		_		_	_	_		0000
9100	RXOVFLOW	15:0								RXOVFLW	CNT<15:0>								0000
	ETH	31:16	_	_	_	_		_	_		_	_		_				_	0000
9110	FRMTXOK	15:0			FRMTXOKCNT<15:0> 0000														
9120	ETH	31:16	_	-		_	_	-	—	-	_	-	_	-		_	_	—	0000
9120	SCOLFRM	15:0								SCOLFRM	CNT<15:0>								0000
9130	ETH	31:16	—	_	_	—	_	_	—	—	—	—	_	_	—	—	—	—	0000
	MCOLFRM	15:0								MCOLFRM	CNT<15:0>								0000
9140	ETH FRMRXOK	31:16	—	—	—	—	_	_	—	-	-	—	_	—	—	_	—	—	0000
		15:0								FRMRXOK									0000
9150	ETH FCSERR	31:16 15:0	_	—		—	_	—	_	FCSERRO		_		—	—	_	—	—	0000
	ETH	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
9160	ALGNERR	15:0								ALGNERR	CNT<15:0>								0000
	51404	31:16	_	_	_	_	_	_	—	_	_	—	_	_		_	—	_	0000
9200	EMAC1 CFG1	15:0	SOFT RESET	SIM RESET	_	_	RESET RMCS	RESET RFUN	RESET TMCS	RESET TFUN	_	_	_	LOOPBACK	TXPAUSE	RXPAUSE	PASSALL	RXENABLE	800D
	EMAC1	31:16	_			—		_	—		_	_		_	_	—	_	—	0000
9210	CFG2	15:0	_	EXCESS DFR	BP NOBKOFF	NOBKOFF	_		LONGPRE	PUREPRE	AUTOPAD	VLANPAD	PAD ENABLE	CRC ENABLE	DELAYCRC	HUGEFRM	LENGTHCK	FULLDPLX	4082
9220	EMAC1	31:16	_		—	_	_	_	—	_	_	_	_	_	—		_	_	0000
3220	IPGT	15:0	—	_	—	—	—	_	—	_	_			B	2BIPKTGP<6	:0>		-	0012
9230	EMAC1	31:16	_	_	—	—	_	_	—	_	_	_	—	_	—	—	_	-	0000
	IPGR	15:0	_			NB2	BIPKTGP1<	6:0>							2BIPKTGP2<				0C12
9240	EMAC1 CLRT	31:16	_		—	-	-	-	—	_	_				—		<u> </u>	-	0000
		15:0	_	_			CWINDO)vv<5:0>					_	_		RET)	<<3:0>	-	370F
9250	EMAC1 MAXF	31:16	—	_	—	—	-	—	_		-	—	_	_		—	_	_	0000
		15:0	ualua an Da							MACMA	KF<15:0>								05EE

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: Reset values default to the factory programmed value.

DS60001156J-page 282

TABLE 25-5:ETHERNET CONTROLLER REGISTER SUMMARY FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX664F064L,
PIC32MX664F128L, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H, PIC32MX775F256H, PIC32MX775F512H,
PIC32MX795F512H, PIC32MX695F512L, PIC32MX675F256L, PIC32MX764F128H, PIC32MX764F128H,
PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES (CONTINUED)

· · · · ·		FICSZWA/751 250E; FICSZWA/751 512E AND FICSZWA/951 512E DEVICES (CONTINUED)																	
ess										В	its								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	EMAC1	31:16	—	—	-	_	_	_	_	_	—	—	_	—	—	_	—	_	0000
9260	SUPP	15:0	-	—	—	—	RESET RMII	—	—	SPEED RMII	—	—	—	—	—	—	—	—	1000
9270	EMAC1	31:16	—	-	—	_	_		_		-	—	_	-	_	_	_		0000
9210	TEST	15:0	_	_	—	—	—	_	—	_	_	—	_	—	—	TESTBP	TESTPAUSE	SHRTQNTA	0000
	EMAC1	31:16	_	_	_	_	_	_	_	_	_	_	—	_	_	—	_	_	0000
9280	MCFG	15:0	RESET MGMT	—	—	_	—	—	—	—	—	_		CLKSE	L<3:0>		NOPRE	SCANINC	0020
9290	EMAC1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9290	MCMD	15:0	_	_		—	—	_	—	_	_	—	—	_	—	—	SCAN	READ	0000
92A0	EMAC1	31:16	—	—	-	—	—	—	—	—	_	—	—	_	—	—	—		0000
	MADR	15:0	_	_			P	HYADDR<4:()>		—	—	_		F	EGADDR<4:	0>		0100
92B0	EMAC1	31:16				—	_	—	_	—		—	—		_	_	—	—	0000
	MWTD	15:0									<15:0>								0000
92C0	EMAC1 MRDD	31:16	_		—	—	—		_	_	—	—	—	_	—	_	_	_	0000
		15:0 31:16									<15:0>		_	_	_		_		0000
92D0	EMAC1 MIND	15:0					_					_		_	 LINKFAIL	— NOTVALID	SCAN		0000
	EMAC1	31:16					_		_										xxxx
9300	SA0 ⁽²⁾	15:0				STNADE	DR6<7:0>								DR5<7:0>				XXXX
	EMAC1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		xxxx
9310	EMAC1 SA1 ⁽²⁾	15:0				STNADE)R4<7:0>										xxxx		
0000	EMAC1	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxx
9320	SA2(2)	15:0				STNADE	DR2<7:0>							STNAD	DR1<7:0>				xxxx

Legend: x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: Reset values default to the factory programmed value.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31:24				PTV<	15:8>						
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16		PTV<7:0>									
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0			
15:8	ON	—	SIDL	_	_	_	TXRTS	RXEN ⁽¹⁾			
7:0	R/W-0	U-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0			
7:0	AUTOFC		_	MANFC	_			BUFCDEC			

REGISTER 25-1: ETHCON1: ETHERNET CONTROLLER CONTROL REGISTER 1

Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 PTV<15:0>: PAUSE Timer Value bits PAUSE Timer Value used for Flow Control. This register should only be written when RXEN (ETHCON1<8>) is not set. These bits are only used for Flow Control operations. bit 15 **ON:** Ethernet ON bit 1 = Ethernet module is enabled 0 = Ethernet module is disabled bit 14 Unimplemented: Read as '0' bit 13 SIDL: Ethernet Stop in Idle Mode bit 1 = Ethernet module transfers are paused during Idle mode 0 = Ethernet module transfers continue during Idle mode bit 12-10 Unimplemented: Read as '0' bit 9 TXRTS: Transmit Request to Send bit 1 = Activate the TX logic and send the packet(s) defined in the TX EDT 0 = Stop transmit (when cleared by software) or transmit done (when cleared by hardware)

After the bit is written with a '1', it will clear to a '0' whenever the transmit logic has finished transmitting the requested packets in the Ethernet Descriptor Table (EDT). If a '0' is written by the CPU, the transmit logic finishes the current packet's transmission and then stops any further.

This bit only affects TX operations.

bit 8 **RXEN:** Receive Enable bit⁽¹⁾

- 1 = Enable RX logic, packets are received and stored in the RX buffer as controlled by the filter configuration
- 0 = Disable RX logic, no packets are received in the RX buffer

This bit only affects RX operations.

Note 1: It is not recommended to clear the RXEN bit and then make changes to any RX related field/register. The Ethernet Controller must be reinitialized (ON cleared to '0'), and then the RX changes applied.

REGISTER 25-1: ETHCON1: ETHERNET CONTROLLER CONTROL REGISTER 1 (CONTINUED)

- bit 7 **AUTOFC:** Automatic Flow Control bit
 - 1 = Automatic Flow Control is enabled
 - 0 = Automatic Flow Control is disabled

Setting this bit will enable automatic Flow Control. If set, the full and empty watermarks are used to automatically enable and disable the Flow Control, respectively. When the number of received buffers BUFCNT (ETHSTAT<16:23>) rises to the full watermark, Flow Control is automatically enabled. When the BUFCNT falls to the empty watermark, Flow Control is automatically disabled.

This bit is only used for Flow Control operations and affects both TX and RX operations.

bit 6-5 Unimplemented: Read as '0'

bit 4 MANFC: Manual Flow Control bit

- 1 = Manual Flow Control is enabled
- 0 = Manual Flow Control is disabled

Setting this bit will enable manual Flow Control. If set, the Flow Control logic will send a PAUSE frame using the PAUSE timer value in the PTV register. It will then resend a PAUSE frame every 128 * PTV<15:0>/2 TX clock cycles until the bit is cleared.

Note: For 10 Mbps operation, TX clock runs at 2.5 MHz. For 100 Mbps operation, TX clock runs at 25 MHz.

When this bit is cleared, the Flow Control logic will automatically send a PAUSE frame with a 0x0000 PAUSE timer value to disable Flow Control.

This bit is only used for Flow Control operations and affects both TX and RX operations.

bit 3-1 Unimplemented: Read as '0'

bit 0 BUFCDEC: Descriptor Buffer Count Decrement bit

The BUFCDEC bit is a write-1 bit that reads as '0'. When written with a '1', the Descriptor Buffer Counter, BUFCNT, will decrement by one. If BUFCNT is incremented by the RX logic at the same time that this bit is written, the BUFCNT value will remain unchanged. Writing a '0' will have no effect.

This bit is only used for RX operations.

Note 1: It is not recommended to clear the RXEN bit and then make changes to any RX related field/register. The Ethernet Controller must be reinitialized (ON cleared to '0'), and then the RX changes applied.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24		—	—	—		—		_	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	_	—	—	—	_	—	_	—	
15:8	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
10.0	_	—	—	—	_	R	XBUFSZ<6:	4>	
7:0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
7.0		RXBUF	SZ<3:0>						

REGISTER 25-2: ETHCON2: ETHERNET CONTROLLER CONTROL REGISTER 2

Legend:

Logona.							
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31-11 Unimplemented: Read as '0'

bit 10-4 RXBUFSZ<6:0>: RX Data Buffer Size for All RX Descriptors (in 16-byte increments) bits
1111111 = RX data Buffer size for descriptors is 2032 bytes
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.</li

Note 1: This register is only used for RX operations.
 2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0.

REGISTER 25-3: ETHTXST: ETHERNET CONTROLLER TX PACKET DESCRIPTOR START ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24				TXSTADD	R<31:24>			
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10				TXSTADD	R<23:16>			
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.0				TXSTADE)R<15:8>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
7.0			TXSTAD	DR<7:2>				

Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-2 **TXSTADDR<31:2>:** Starting Address of First Transmit Descriptor bits This register should not be written while any transmit, receive or DMA operations are in progress. This address must be 4-byte aligned (bits 1-0 must be '00').

bit 1-0 Unimplemented: Read as '0'

Note 1: This register is only used for TX operations.
 2: This register will be updated by hardware with the last descriptor used by the last successfully transmitted packet.

REGISTER 25-4: ETHRXST: ETHERNET CONTROLLER RX PACKET DESCRIPTOR START ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
31.24		RXSTADDR<31:24>											
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
23.10				RXSTADE)R<23:16>								
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
10.0				RXSTADI	DR<15:8>								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0					
7.0			RXSTAD	DR<7:2>									

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-2 **RXSTADDR<31:2>:** Starting Address of First Receive Descriptor bits

This register should not be written while any transmit, receive or DMA operations are in progress. This address must be 4-byte aligned (bits 1-0 must be '00').

bit 1-0 Unimplemented: Read as '0'

Note 1: This register is only used for RX operations.
 2: This register will be updated by hardware with the last descriptor used by the last successfully transmitted packet.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24				HT<3	1:24>			
22.10	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				HT<2	3:16>			
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				HT<1	5:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				HT<	7:0>			

REGISTER 25-5: ETHHT0: ETHERNET CONTROLLER HASH TABLE 0 REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 HT<31:0>: Hash Table Bytes 0-3 bits

Note 1: This register is only used for RX operations.
2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the HTEN bit (ETHRXFC<15>) = 0.

REGISTER 25-6: ETHHT1: ETHERNET CONTROLLER HASH TABLE 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	HT<63:56>							
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	HT<55:48>							
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	HT<47:40>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	HT<39:32>							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 HT<63:32>: Hash Table Bytes 4-7 bits

Note 1: This register is only used for RX operations.
2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the HTEN bit (ETHRXFC<15>) = 0.
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31.24				PMM<	31:24>				
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23.10	PMM<23:16>								
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15.0	PMM<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	PMM<7:0>								

REGISTER 25-7: ETHPMM0: ETHERNET CONTROLLER PATTERN MATCH MASK 0 REGISTER

Legend:

9				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-24	PMM<31:24>: Pattern Match Mask 3 bits
hit 23-16	PMM-23-16- Pattern Match Mask 2 hits

- bit 23-16 PMM<23:16>: Pattern Match Mask 2 bits
- bit 15-8 **PMM<15:8>:** Pattern Match Mask 1 bits
- bit 7-0 PMM<7:0>: Pattern Match Mask 0 bits
- Note 1: This register is only used for RX operations.
 2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

REGISTER 25-8: ETHPMM1: ETHERNET CONTROLLER PATTERN MATCH MASK 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31.24	PMM<63:56>								
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23.10	PMM<55:48>								
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15.6	PMM<47:40>								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7.0				PMM<	39:32>				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	vit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24	PMM<63:56>: Pattern Match Mask 7 bits
bit 23-16	PMM<55:48>: Pattern Match Mask 6 bits
bit 15-8	PMM<47:40>: Pattern Match Mask 5 bits
bit 7-0	PMM<39:32>: Pattern Match Mask 4 bits

Note 1: This register is only used for RX operations. 2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

REGISTER 25-9: ETHPMCS: ETHERNET CONTROLLER PATTERN MATCH CHECKSUM REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	—	—	—	—	_	—	—	—	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	—	_	_	_	_	_			
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15.6	PMCS<15:8>								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7.0				PMCS	S<7:0>				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-8 PMCS<15:8>: Pattern Match Checksum 1 bits

bit 7-0 PMCS<7:0>: Pattern Match Checksum 0 bits

Note 1: This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

REGISTER 25-10: ETHPMO: ETHERNET CONTROLLER PATTERN MATCH OFFSET REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
51.24	—	_	_	_	_	_	_	_		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	—	—	—	—	—	—		
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15.0	PMO<15:8>									
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0		PMO<7:0>								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 PMO<15:0>: Pattern Match Offset 1 bits

Note 1: This register is only used for RX operations.
2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

REGISTER 25-11: ETHRXFC: ETHERNET CONTROLLER RECEIVE FILTER CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—	_	_		_	—	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		_					—	
15:8	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.0	HTEN	MPEN	_	NOTPM	PMMODE<3:0>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	CRCERREN	CRCOKEN	RUNTERREN	RUNTEN	UCEN	NOTMEEN	MCEN	BCEN

Legend:

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-16 Unimplemented: Read as '0'

- bit 15 **HTEN:** Enable Hash Table Filtering bit
 - 1 = Enable Hash Table Filtering
 - 0 = Disable Hash Table Filtering
- bit 14 **MPEN:** Magic Packet[™] Enable bit 1 = Enable Magic Packet Filtering 0 = Disable Magic Packet Filtering
- bit 13 Unimplemented: Read as '0'
- bit 12 **NOTPM:** Pattern Match Inversion bit
 - 1 = The Pattern Match Checksum must not match for a successful Pattern Match to occur
 - 0 = The Pattern Match Checksum must match for a successful Pattern Match to occur

This bit determines whether Pattern Match Checksum must match in order for a successful Pattern Match to occur.

- bit 11-8 PMMODE<3:0>: Pattern Match Mode bits
 - 1001 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Packet = Magic Packet)^(1,3)
 - 1000 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Hash Table Filter match)^(1,2)
 - 0111 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Broadcast Address)⁽¹⁾
 - 0110 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Broadcast Address)⁽¹⁾
 - 0101 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Unicast Address)⁽¹⁾
 - 0100 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Unicast Address)⁽¹⁾
 - 0011 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Station Address)⁽¹⁾
 - 0010 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Station Address)⁽¹⁾
 - 0001 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches)⁽¹⁾
 - 0000 = Pattern Match is disabled; pattern match is always unsuccessful

Note 1: XOR = True when either one or the other conditions are true, but not both.

- 2: This Hash Table Filter match is active regardless of the value of the HTEN bit.
- 3: This Magic Packet Filter match is active regardless of the value of the MPEN bit.

Note 1: This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0.

REGISTER 25-11: ETHRXFC: ETHERNET CONTROLLER RECEIVE FILTER CONFIGURATION REGISTER (CONTINUED) bit 7 **CRCERREN:** CRC Error Collection Enable bit 1 = The received packet CRC must be invalid for the packet to be accepted 0 = Disable CRC Error Collection filtering This bit allows the user to collect all packets that have an invalid CRC. CRCOKEN: CRC OK Enable bit bit 6 1 = The received packet CRC must be valid for the packet to be accepted 0 = Disable CRC filtering This bit allows the user to reject all packets that have an invalid CRC. RUNTERREN: Runt Error Collection Enable bit bit 5 1 = The received packet must be a runt packet for the packet to be accepted 0 = Disable Runt Error Collection filtering This bit allows the user to collect all packets that are runt packets. For this filter, a runt packet is defined as any packet with a size of less than 64 bytes (when CRCOKEN = 0) or any packet with a size of less than 64 bytes that has a valid CRC (when CRCOKEN = 1). bit 4 RUNTEN: Runt Enable bit 1 = The received packet must not be a runt packet for the packet to be accepted 0 = Disable Runt filtering This bit allows the user to reject all runt packets. For this filter, a runt packet is defined as any packet with a size of less than 64 bytes. bit 3 UCEN: Unicast Enable bit 1 = Enable Unicast Filtering 0 = Disable Unicast Filtering This bit allows the user to accept all unicast packets whose Destination Address matches the Station Address. bit 2 NOTMEEN: Not Me Unicast Enable bit 1 = Enable Not Me Unicast Filtering 0 = Disable Not Me Unicast Filtering This bit allows the user to accept all unicast packets whose Destination Address does not match the Station Address. bit 1 MCEN: Multicast Enable bit 1 = Enable Multicast Filtering 0 = Disable Multicast Filtering This bit allows the user to accept all Multicast Address packets.

bit 0 BCEN: Broadcast Enable bit

- 1 = Enable Broadcast Filtering
- 0 = Disable Broadcast Filtering

This bit allows the user to accept all Broadcast Address packets.

- **Note 1:** XOR = True when either one or the other conditions are true, but not both.
 - 2: This Hash Table Filter match is active regardless of the value of the HTEN bit.
 - 3: This Magic Packet Filter match is active regardless of the value of the MPEN bit.

```
Note 1:
          This register is only used for RX operations.
      2:
          The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0.
```

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	—	—		—		—		_		
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23.10	RXFWM<7:0>									
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
15.0	—	—		—		—		_		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0		RXEWM<7:0>								

REGISTER 25-12: ETHRXWM: ETHERNET CONTROLLER RECEIVE WATERMARKS REGISTER

Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31-24 Unimplemented: Read as '0'
- bit 23-16 **RXFWM<7:0>:** Receive Full Watermark bits

The software controlled RX Buffer Full Watermark Pointer is compared against the RX BUFCNT to determine the full watermark condition for the FWMARK interrupt and for enabling Flow Control when automatic Flow Control is enabled. The Full Watermark Pointer should always be greater than the Empty Watermark Pointer.

- bit 15-8 Unimplemented: Read as '0'
- bit 7-0 **RXEWM<7:0>:** Receive Empty Watermark bits

The software controlled RX Buffer Empty Watermark Pointer is compared against the RX BUFCNT to determine the empty watermark condition for the EWMARK interrupt and for disabling Flow Control when automatic Flow Control is enabled. The Empty Watermark Pointer should always be less than the Full Watermark Pointer.

Note: This register is only used for RX operations.

REGISTER 25-13: ETHIEN: ETHERNET CONTROLLER INTERRUPT ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—		—				—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	—	_	—		_	—	—
15:8	U-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
10.0	—	TXBUSEIE ⁽¹⁾	RXBUSEIE ⁽²⁾	_	_	—	EWMARKIE ⁽²⁾	FWMARKIE ⁽²⁾
7:0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	RXDONEIE ⁽²⁾	PKTPENDIE ⁽²⁾	RXACTIE ⁽²⁾		TXDONEIE ⁽¹⁾	TXABORTIE ⁽¹⁾	RXBUFNAIE ⁽²⁾	RXOVFLWIE ⁽²⁾

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-15 Unimplemented: Read as '0'

- bit 14 **TXBUSEIE:** Transmit BVCI Bus Error Interrupt Enable bit⁽¹⁾
 - 1 = Enable TXBUS Error Interrupt
 - 0 = Disable TXBUS Error Interrupt
- bit 13 **RXBUSEIE:** Receive BVCI Bus Error Interrupt Enable bit⁽²⁾
 - 1 = Enable RXBUS Error Interrupt 0 = Disable RXBUS Error Interrupt
 - 0 = Disable RABOS Efformetry
- bit 12-10 Unimplemented: Read as '0'

bit 9	EWMARKIE: Empty Watermark Interrupt Enable bit ⁽²⁾ 1 = Enable EWMARK Interrupt 0 = Disable EWMARK Interrupt
bit 8	FWMARKIE: Full Watermark Interrupt Enable bit ⁽²⁾ 1 = Enable FWMARK Interrupt 0 = Disable FWMARK Interrupt
bit 7	RXDONEIE: Receiver Done Interrupt Enable bit ⁽²⁾ 1 = Enable RXDONE Interrupt 0 = Disable RXDONE Interrupt
bit 6	PKTPENDIE: Packet Pending Interrupt Enable bit ⁽²⁾ 1 = Enable PKTPEND Interrupt 0 = Disable PKTPEND Interrupt
bit 5	RXACTIE: RX Activity Interrupt Enable bit 1 = Enable RXACT Interrupt 0 = Disable RXACT Interrupt
bit 4	Unimplemented: Read as '0'
bit 3	TXDONEIE: Transmitter Done Interrupt Enable bit ⁽¹⁾ 1 = Enable TXDONE Interrupt 0 = Disable TXDONE Interrupt
bit 2	TXABORTIE: Transmitter Abort Interrupt Enable bit ⁽¹⁾ 1 = Enable TXABORT Interrupt 0 = Disable TXABORT Interrupt
bit 1	RXBUFNAIE: Receive Buffer Not Available Interrupt Enable bit ⁽²⁾ 1 = Enable RXBUFNA Interrupt 0 = Disable RXBUFNA Interrupt
bit 0	RXOVFLWIE: Receive FIFO Overflow Interrupt Enable bit ⁽²⁾ 1 = Enable RXOVFLW Interrupt 0 = Disable RXOVFLW Interrupt

- **Note 1:** This bit is only used for TX operations.
 - **2:** This bit is only used for RX operations.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_						_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	—	-	_	_
15:8	U-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
10.0	_	TXBUSE	RXBUSE	_	_	_	EWMARK	FWMARK
7:0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	RXDONE	PKTPEND	RXACT	_	TXDONE	TXABORT	RXBUFNA	RXOVFLW

REGISTER 25-14: ETHIRQ: ETHERNET CONTROLLER INTERRUPT REQUEST REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-15	Unimplemented: Read as '0'
bit 14	TXBUSE: Transmit BVCI Bus Error Interrupt bit
	1 = BVCI Bus Error has occurred 0 = BVCI Bus Error has not occurred
	This bit is set when the TX DMA encounters a BVCI Bus error during a memory access. It is cleared by either a Reset or CPU write of a '1' to the CLR register.
bit 13	RXBUSE: Receive BVCI Bus Error Interrupt bit
	1 = BVCI Bus Error has occurred 0 = BVCI Bus Error has not occurred
	This bit is set when the RX DMA encounters a BVCI Bus error during a memory access. It is cleared by either a Reset or CPU write of a '1' to the CLR register.
bit 12-10	Unimplemented: Read as '0'
bit 9	EWMARK: Empty Watermark Interrupt bit
	1 = Empty Watermark pointer reached0 = No interrupt pending
	This bit is set when the RX Descriptor Buffer Count is less than or equal to the value in the RXEWM bit (ETHRXWM<0:7>) value. It is cleared by BUFCNT bit (ETHSTAT<16:23>) being incremented by hardware. Writing a '0' or a '1' has no effect.
bit 8	FWMARK: Full Watermark Interrupt bit
	1 = Full Watermark pointer reached0 = No interrupt pending
	This bit is set when the RX Descriptor Buffer Count is greater than or equal to the value in the RXFWM bit (ETHRXWM<16:23>) field. It is cleared by writing the BUFCDEC (ETHCON1<0>) bit to decrement the BUFCNT counter. Writing a '0' or a '1' has no effect.
bit 7	RXDONE: Receive Done Interrupt bit
	1 = RX packet was successfully received0 = No interrupt pending
	This bit is set whenever an RX packet is successfully received. It is cleared by either a Reset or CPU write of a '1' to the CLR register.
Note:	It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

REGISTER 25-14: ETHIRQ: ETHERNET CONTROLLER INTERRUPT REQUEST REGISTER

bit 6	PKTPEND: Packet Pending Interrupt bit 1 = RX packet pending in memory 0 = RX packet is not pending in memory
	This bit is set when the BUFCNT counter has a value other than '0'. It is cleared by either a Reset or by writing the BUFCDEC bit to decrement the BUFCNT counter. Writing a '0' or a '1' has no effect.
bit 5	RXACT: Receive Activity Interrupt bit
	1 = RX packet data was successfully received0 = No interrupt pending
	This bit is set whenever RX packet data is stored in the RXBM FIFO. It is cleared by either a Reset or CPU write of a '1' to the CLR register.
bit 4	Unimplemented: Read as '0'
bit 3	TXDONE: Transmit Done Interrupt bit
	1 = TX packet was successfully sent0 = No interrupt pending
	This bit is set when the currently transmitted TX packet completes transmission, and the Transmit Status Vector is loaded into the first descriptor used for the packet. It is cleared by either a Reset or CPU write of a '1' to the CLR register.
bit 2	TXABORT: Transmit Abort Condition Interrupt bit
	1 = TX abort condition occurred on the last TX packet0 = No interrupt pending
	This bit is set when the MAC aborts the transmission of a TX packet for one of the following reasons:
	Jumbo TX packet abort
	Underrun abort
	Excessive defer abort
	Late collision abort
	Excessive collisions abort
	This bit is cleared by either a Reset or CPU write of a '1' to the CLR register.
bit 1	RXBUFNA: Receive Buffer Not Available Interrupt bit
	 1 = RX Buffer Descriptor Not Available condition has occurred 0 = No interrupt pending
	This bit is set by a RX Buffer Descriptor Overrun condition. It is cleared by either a Reset or a CPU write of a '1' to the CLR register.
bit 0	RXOVFLW: Receive FIFO Over Flow Error bit
	1 = RX FIFO Overflow Error condition has occurred0 = No interrupt pending
	RXOVFLW is set by the RXBM Logic for an RX FIFO Overflow condition. It is cleared by either a Reset or CPU write of a '1' to the CLR register.

Note: It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	—		_	_	_	_	_	_	
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23.10	BUFCNT<7:0>								
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
15.0	—		_	_	_	_	_	_	
7.0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
7:0	ETHBUSY ⁽¹⁾	TXBUSY ⁽²⁾	RXBUSY ⁽²⁾	—		_		_	

REGISTER 25-15: ETHSTAT: ETHERNET CONTROLLER STATUS REGISTER

Legend:

Legena.					
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-24 Unimplemented: Read as '0'

bit 23-16 **BUFCNT<7:0>:** Packet Buffer Count bits

Number of packet buffers received in memory. Once a packet has been successfully received, this register is incremented by hardware based on the number of descriptors used by the packet. Software decrements the counter (by writing to the BUFCDEC bit (ETHCON1<0>) for each descriptor used) after a packet has been read out of the buffer. The register does not roll over (0xFF to 0x00) when hardware tries to increment the register and the register is already at 0xFF. Conversely, the register does not roll under (0x00 to 0xFF) when software tries to decrement the register and the register is already at 0x000. When software attempts to decrement the same time that the hardware attempts to increment the counter, the counter value will remain unchanged.

When this register value reaches 0xFF, the RX logic will halt (only if automatic Flow Control is enabled) awaiting software to write the BUFCDEC bit in order to decrement the register below 0xFF.

If automatic Flow Control is disabled, the RXDMA will continue processing and the BUFCNT will saturate at a value of 0xFF.

When this register is non-zero, the PKTPEND status bit will be set and an interrupt may be generated, depending on the value of the ETHIEN bit <PKTPENDIE> register.

When the ETHRXST register is written, the BUFCNT counter is automatically cleared to 0x00.

- **Note:** BUFCNT will not be cleared when ON is set to '0'. This enables software to continue to utilize and decrement this count.
- bit 15-8 **Unimplemented:** Read as '0'
- bit 7 ETHBUSY: Ethernet Module busy bit⁽¹⁾

1 = Ethernet logic has been turned on (ON (ETHCON1<15>) = 1) or is completing a transaction 0 = Ethernet logic is idle

This bit indicates that the module has been turned on or is completing a transaction after being turned off.

- bit 6 **TXBUSY:** Transmit Busy bit⁽²⁾
 - 1 = TX logic is receiving data
 - 0 = TX logic is idle

This bit indicates that a packet is currently being transmitted. A change in this status bit is not necessarily reflected by the TXDONE interrupt, as TX packets may be aborted or rejected by the MAC.

- **Note 1:** This bit will be *set* when the ON bit (ETHCON1<15>) = 1.
 - **2:** This bit will be *cleared* when the ON bit (ETHCON1<15>) = 0.

REGISTER 25-15: ETHSTAT: ETHERNET CONTROLLER STATUS REGISTER (CONTINUED)

- bit 5 **RXBUSY:** Receive Busy bit⁽²⁾ 1 = RX logic is receiving data
 - 0 = RX logic is idle

This bit indicates that a packet is currently being received. A change in this status bit is not necessarily reflected by the RXDONE interrupt, as RX packets may be aborted or rejected by the RX filter.

- bit 4-0 Unimplemented: Read as '0'
- **Note 1:** This bit will be set when the ON bit (ETHCON1<15>) = 1.
 - **2:** This bit will be *cleared* when the ON bit (ETHCON1<15>) = 0.

REGISTER 25-16: ETHRXOVFLOW: ETHERNET CONTROLLER RECEIVE OVERFLOW STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	_	—	_	—	_	—	_	—		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	_	—	_	—	_	—	_	—		
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	RXOVFLWCNT<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				RXOVFLW	/CNT<7:0>					

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **RXOVFLWCNT<15:0>:** Dropped Receive Frames Count bits Increment counter for frames accepted by the RX filter and subsequently dropped due to internal receive error (RXFIFO overrun). This event also sets the RXOVFLW bit (ETHIRQ<0>) interrupt flag.

Note 1: This register is only used for RX operations.

- 2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
- **3:** It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

REGISTER 25-17: ETHFRMTXOK: ETHERNET CONTROLLER FRAMES TRANSMITTED OK STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	—	—	_	_	_	_	—	—			
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:16	—	—	_	_	_	_	_	—			
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8		FRMTXOKCNT<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0		FRMTXOKCNT<7:0>									

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **FRMTXOKCNT<15:0>:** Frame Transmitted OK Count bits Increment counter for frames successfully transmitted.

Note 1: This register is only used for TX operations.

2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.

3: It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

REGISTER 25-18: ETHSCOLFRM: ETHERNET CONTROLLER SINGLE COLLISION FRAMES STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04-04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	-	—	_	—	-	—	_	—		
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	_	—	_	_	_	—	_	—		
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	SCOLFRMCNT<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	SCOLFRMCNT<7:0>									

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **SCOLFRMCNT<15:0>:** Single Collision Frame Count bits Increment count for frames that were successfully transmitted on the second try.

Note 1: This register is only used for TX operations.

2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.

3: It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

REGISTER 25-19: ETHMCOLFRM: ETHERNET CONTROLLER MULTIPLE COLLISION FRAMES STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	—	—	_	_	—	—	_	—		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	_	_	—	—	_	—		
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
0.61		MCOLFRMCNT<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	MCOLFRMCNT<7:0>									

Legend:			
R = Readable bit	bit W = Writable bit U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **MCOLFRMCNT<15:0>:** Multiple Collision Frame Count bits Increment count for frames that were successfully transmitted after there was more than one collision.

Note 1: This register is only used for TX operations.

2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.

3: It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

REGISTER 25-20: ETHFRMRXOK: ETHERNET CONTROLLER FRAMES RECEIVED OK STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	_	_	_	_	_	_	_	—			
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:16	_	_	_	_	_	_	_	—			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8		FRMRXOKCNT<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	FRMRXOKCNT<7:0>										

Legend:

3				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

bit 15-0 FRMRXOKCNT<15:0>: Frames Received OK Count bits

Increment count for frames received successfully by the RX Filter. This count will not be incremented if there is a Frame Check Sequence (FCS) or Alignment error.

Note 1: This register is only used for RX operations.

- 2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
 - **3:** It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

REGISTER 25-21: ETHFCSERR: ETHERNET CONTROLLER FRAME CHECK SEQUENCE ERROR STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24		—			-		-	—		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	_	_	_	_	_			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	FCSERRCNT<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0		FCSERRCNT<7:0>								

Legend:

R = Readable bit	W = Writable bit $U = Unimplemented bit, read as '0'$		ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **FCSERRCNT<15:0>:** FCS Error Count bits Increment count for frames received with FCS error and the frame length in bits is an integral multiple of 8 bits.

Note 1: This register is only used for RX operations.

2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.

3: It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should be only done for debug/test purposes.

REGISTER 25-22: ETHALGNERR: ETHERNET CONTROLLER ALIGNMENT ERRORS STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	—	—	_	_	_	_	_	—			
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:16	—	—	_	_	_	_	_	—			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8		ALGNERRCNT<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	ALGNERRCNT<7:0>										

Legend:

Logona.				
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

bit 15-0 ALGNERRCNT<15:0>: Alignment Error Count bits

Increment count for frames with alignment errors. Note that an alignment error is a frame that has an FCS error and the frame length in bits is not an integral multiple of 8 bits (a.k.a., dribble nibble)

Note 1: This register is only used for RX operations.

2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.

3: It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should be only done for debug/test purposes.

REGISTER 25-23:	EMAC1CFG1: ETHERNET CONTROLLER MAC CONFIGURATION 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—		_	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		—	—	_	_			—
	R/W-1	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	SOFT RESET	SIM RESET	—		RESET RMCS	RESET RFUN	RESET TMCS	RESET TFUN
	U-0	U-0	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
7:0			_	LOOPBACK	TX PAUSE	RX PAUSE	PASSALL	RX ENABLE

Legend:	

Logona.			
R = Readable bit	able bit W = Writable bit		ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15	SOFTRESET: Soft Reset bit
	Setting this bit will put the MACMII in reset. Its default value is '1'.
bit 14	SIMRESET: Simulation Reset bit
	Setting this bit will cause a reset to the random number generator within the Transmit Function.
bit 13-12	Unimplemented: Read as '0'
bit 11	RESETRMCS: Reset MCS/RX bit
	Setting this bit will put the MAC Control Sub-layer/Receive domain logic in reset.
bit 10	RESETRFUN: Reset RX Function bit
	Setting this bit will put the MAC Receive function logic in reset.
bit 9	RESETTMCS: Reset MCS/TX bit
	Setting this bit will put the MAC Control Sub-layer/TX domain logic in reset.
bit 8	RESETTFUN: Reset TX Function bit
	Setting this bit will put the MAC Transmit function logic in reset.
bit 7-5	Unimplemented: Read as '0'
bit 4	LOOPBACK: MAC Loopback mode bit
	1 = MAC Transmit interface is loop backed to the MAC Receive interface
bit 3	0 = MAC normal operation TXPAUSE: MAC TX Flow Control bit
DILS	1 = PAUSE Flow Control frames are allowed to be transmitted
	0 = PAUSE Flow Control frames are blocked
bit 2	RXPAUSE: MAC RX Flow Control bit
	1 = The MAC acts upon received PAUSE Flow Control frames
	0 = Received PAUSE Flow Control frames are ignored
bit 1	PASSALL: MAC Pass all Receive Frames bit
	1 = The MAC will accept all frames regardless of type (Normal vs. Control)
	0 = The received Control frames are ignored
bit 0	RXENABLE: MAC Receive Enable bit
	1 = Enable the MAC receiving of frames

0 = Disable the MAC receiving of frames

REGISTER 25-24: EMAC1CFG2: ETHERNET CONTROLLER MAC CONFIGURATION 2 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 25/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24			_	—				—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10			_	—				—
	U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
15:8	—	EXCESS DFR	BPNOBK OFF	NOBK OFF		—	LONGPRE	PUREPRE
	R/W-1	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0
7:0	AUTO PAD ^(1,2)	VLAN PAD ^(1,2)	PAD ENABLE ^(1,3)	CRC ENABLE	DELAYCRC	HUGEFRM	LENGTHCK	FULLDPLX

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	vit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-15 Unimplemented: Read as '0'

bit 14 **EXCESSDER:** Excess Defer bit

1 = The MAC will defer to carrier indefinitely as per the Standard

0 = The MAC will abort when the excessive deferral limit is reached

bit 13 **BPNOBKOFF:** Backpressure/No Backoff bit

1 = The MAC after incidentally causing a collision during backpressure will immediately retransmit without backoff reducing the chance of further collisions and ensuring transmit packets get sent

0 = The MAC will not remove the backoff

bit 12 NOBKOFF: No Backoff bit

- 1 = Following a collision, the MAC will immediately retransmit rather than using the Binary Exponential Backoff algorithm as specified in the Standard
- 0 = Following a collision, the MAC will use the Binary Exponential Backoff algorithm

bit 11-10 Unimplemented: Read as '0'

bit 9 LONGPRE: Long Preamble Enforcement bit

- 1 = The MAC only allows receive packets which contain preamble fields less than 12 bytes in length
- 0 = The MAC allows any length preamble as per the Standard

bit 8 **PUREPRE:** Pure Preamble Enforcement bit

- 1 = The MAC will verify the content of the preamble to ensure it contains 0x55 and is error-free. A packet with errors in its preamble is discarded
- 0 = The MAC does not perform any preamble checking

bit 7 AUTOPAD: Automatic Detect Pad Enable bit^(1,2)

- 1 = The MAC will automatically detect the type of frame, either tagged or untagged, by comparing the two octets following the source address with 0x8100 (VLAN Protocol ID) and pad accordingly
- 0 = The MAC does not perform automatic detection

Note 1: Table 25-6 provides a description of the pad function based on the configuration of this register.

- 2: This bit is ignored if the PADENABLE bit is cleared.
- 3: This bit is used in conjunction with the AUTOPAD and VLANPAD bits.

REGISTER 25-24: EMAC1CFG2: ETHERNET CONTROLLER MAC CONFIGURATION 2 REGISTER (CONTINUED)

- VLANPAD: VLAN Pad Enable bit^(1,2) bit 6 1 = The MAC will pad all short frames to 64 bytes and append a valid CRC 0 = The MAC does not perform padding of short frames PADENABLE: Pad/CRC Enable bit^(1,3) bit 5 1 = The MAC will pad all short frames 0 = The frames presented to the MAC have a valid length bit 4 CRCENABLE: CRC Enable1 bit 1 = The MAC will append a CRC to every frame whether padding was required or not. Must be set if the PADENABLE bit is set. 0 = The frames presented to the MAC have a valid CRC bit 3 DELAYCRC: Delayed CRC bit This bit determines the number of bytes, if any, of proprietary header information that exist on the front of the IEEE 802.3 frames. 1 = Four bytes of header (ignored by the CRC function) 0 = No proprietary header bit 2 HUGEFRM: Huge Frame enable bit 1 = Frames of any length are transmitted and received 0 = Huge frames are not allowed for receive or transmit LENGTHCK: Frame Length checking bit bit 1 1 = Both transmit and receive frame lengths are compared to the Length/Type field. If the Length/Type field represents a length then the check is performed. Mismatches are reported on the transmit/receive statistics vector. 0 = Length/Type field check is not performed bit 0 FULLDPLX: Full-Duplex Operation bit 1 = The MAC operates in Full-Duplex mode 0 = The MAC operates in Half-Duplex mode
- Note 1: Table 25-6 provides a description of the pad function based on the configuration of this register.
 - 2: This bit is ignored if the PADENABLE bit is cleared.
 - **3:** This bit is used in conjunction with the AUTOPAD and VLANPAD bits.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware

TABLE 25-6:PAD OPERATION

Туре	AUTOPAD	D VLANPAD PADENABLE A		Action
Any	x	x x 0 No pad, check CRC		No pad, check CRC
Any	0	0	1	Pad to 60 Bytes, append CRC
Any	x	1	1	Pad to 64 Bytes, append CRC
Any	1	0	1	If untagged: Pad to 60 Bytes, append CRC If VLAN tagged: Pad to 64 Bytes, append CRC

REGISTER 25-25: EMAC1IPGT: ETHERNET CONTROLLER MAC BACK-TO-BACK INTERPACKET GAP REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	_	_	_	—	—	_
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	_	_	—	_	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8		_	_	_	_	—	_	_
7.0	U-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0
7:0	_			B2	BIPKTGP<6:()>		

Legend:

Logona.			
R = Readable bit	Readable bit W = Writable bit		read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-7 Unimplemented: Read as '0'

bit 6-0 B2BIPKTGP<6:0>: Back-to-Back Interpacket Gap bits

This is a programmable field representing the nibble time offset of the minimum possible period between the end of any transmitted packet, to the beginning of the next. In Full-Duplex mode, the register value should be the desired period in nibble times minus 3. In Half-Duplex mode, the register value should be the desired period in nibble times minus 6. In Full-Duplex the recommended setting is 0x15 (21d), which represents the minimum IPG of 0.96 μ s (in 100 Mbps) or 9.6 μ s (in 10 Mbps). In Half-Duplex mode, the recommended setting is 0x12 (18d), which also represents the minimum IPG of 0.96 μ s (in 100 Mbps) or 9.6 μ s (in 100 Mbps) (in 100 Mbps) or 9.6 μ s (in 100 Mbps) (in 100 Mbps) (in 100 Mbps) or 9.6 μ s (in 100 Mbps) (in

REGISTER 25-26: EMAC1IPGR: ETHERNET CONTROLLER MAC NON-BACK-TO-BACK INTERPACKET GAP REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24							—	—	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10							—	—	
15:8	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	
10.0	—	NB2BIPKTGP1<6:0>							
7:0	U-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0	
7.0				NB2E	BIPKTGP2<6:	0>			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-15 Unimplemented: Read as '0'

bit 14-8 NB2BIPKTGP1<6:0>: Non-Back-to-Back Interpacket Gap Part 1 bits

This is a programmable field representing the optional carrierSense window referenced in section 4.2.3.2.1 "Deference" of the IEEE 80.23 Specification. If the carrier is detected during the timing of IPGR1, the MAC defers to the carrier. If, however, the carrier comes after IPGR1, the MAC continues timing IPGR2 and transmits, knowingly causing a collision, thus ensuring fair access to the medium. Its range of values is 0x0 to IPGR2. Its recommend value is 0xC (12d).

bit 7 Unimplemented: Read as '0'

bit 6-0 NB2BIPKTGP2<6:0>: Non-Back-to-Back Interpacket Gap Part 2 bits

This is a programmable field representing the non-back-to-back Inter-Packet-Gap. Its recommended value is 0x12 (18d), which represents the minimum IPG of 0.96 μ s (in 100 Mbps) or 9.6 μ s (in 10 Mbps).

REGISTER 25-27: EMAC1CLRT: ETHERNET CONTROLLER MAC COLLISION WINDOW/RETRY LIMIT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—				—		—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		—				—		—
15:8	U-0	U-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1
10.0		—	CWINDOW<5:0>					
7:0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
7:0	_		_	_		RETX<	<3:0>	

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 13-8 **CWINDOW<5:0>:** Collision Window bits

This is a programmable field representing the slot time or collision window during which collisions occur in properly configured networks. Since the collision window starts at the beginning of transmission, the preamble and SFD is included. Its default of 0x37 (55d) corresponds to the count of frame bytes at the end of the window.

bit 7-4 Unimplemented: Read as '0'

bit 3-0 RETX<3:0>: Retransmission Maximum bits

This is a programmable field specifying the number of retransmission attempts following a collision before aborting the packet due to excessive collisions. The Standard specifies the maximum number of attempts (attemptLimit) to be 0xF (15d). Its default is '0xF'.

REGISTER 25-28: EMAC1MAXF: ETHERNET CONTROLLER MAC MAXIMUM FRAME LENGTH REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	_	—
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
10.0	15:8 MACMAXF<15:8> ⁽¹⁾							
7.0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0
7:0				MACMAXF	<7:0> ⁽¹⁾			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 MACMAXF<15:0>: Maximum Frame Length bits⁽¹⁾

These bits reset to 0x05EE, which represents a maximum receive frame of 1518 octets. An untagged maximum size Ethernet frame is 1518 octets. A tagged frame adds four octets for a total of 1522 octets. If a shorter/longer maximum length restriction is desired, program this 16-bit field.

Note 1: If a proprietary header is allowed, this bit should be adjusted accordingly. For example, if 4-byte headers are prepended to frames, MACMAXF could be set to 1527 octets. This would allow the maximum VLAN tagged frame plus the 4-byte header.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—	-	-	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		—	-	-	—	—	—	—
15:8	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0
10.0	_	—	_	_	RESETRMII ⁽¹⁾	—	—	SPEEDRMII ⁽¹⁾
7:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0		_			_	_		—

REGISTER 25-29: EMAC1SUPP: ETHERNET CONTROLLER MAC PHY SUPPORT REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31-12 Unimplemented: Read as '0'
- bit 11 **RESETRMII:** Reset RMII Logic bit⁽¹⁾
 - 1 = Reset the MAC RMII module
 - 0 = Normal operation.
- bit 10-9 Unimplemented: Read as '0'
- bit 8 SPEEDRMII: RMII Speed bit⁽¹⁾
 - This bit configures the Reduced MII logic for the current operating speed.
 - 1 = RMII is running at 100 Mbps
 - 0 = RMII is running at 10 Mbps
- bit 7-0 Unimplemented: Read as '0'
- Note 1: This bit is only used for the RMII module.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0						
31.24	—	—	-	-	—	-	—	—
23:16	U-0	U-0						
23.10	—	—	-	-	—	-	—	_
15:8	U-0	U-0						
15.0	—	—	-	-	—	-	—	—
7:0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
7:0		—			_	TESTBP	TESTPAUSE ⁽¹⁾	SHRTQNTA ⁽¹⁾

REGISTER 25-30: EMAC1TEST: ETHERNET CONTROLLER MAC TEST REGISTER

Legend:

Logonan			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-3 Unimplemented: Read as '0'

- bit 2 TESTBP: Test Backpressure bit
 - 1 = The MAC will assert backpressure on the link. Backpressure causes preamble to be transmitted, raising carrier sense. A transmit packet from the system will be sent during backpressure.
 0 = Normal operation

bit 1 **TESTPAUSE:** Test PAUSE bit⁽¹⁾

- 1 = The MAC Control sub-layer will inhibit transmissions, just as if a PAUSE Receive Control frame with a non-zero pause time parameter was received
- 0 = Normal operation

bit 0 SHRTQNTA: Shortcut PAUSE Quanta bit⁽¹⁾

- 1 = The MAC reduces the effective PAUSE Quanta from 64 byte-times to 1 byte-time
- 0 = Normal operation
- **Note 1:** This bit is only for testing purposes.

REGISTER 25-31: EMAC1MCFG: ETHERNET CONTROLLER MAC MII MANAGEMENT CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24	—	—	_	_	_	_		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	_	—
15:8	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	RESETMGMT	—	—	—	—	—	_	—
7.0	U-0	U-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		—		CLKSEL	_<3:0> ⁽¹⁾		NOPRE	SCANINC

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

- bit 15 RESETMGMT: Test Reset MII Management bit
 - 1 = Reset the MII Management module
 - 0 = Normal Operation
- bit 14-6 **Unimplemented:** Read as '0'
- bit 5-2 CLKSEL<3:0>: MII Management Clock Select 1 bits⁽¹⁾

These bits are used by the clock divide logic in creating the MII Management Clock (MDC), which the IEEE 802.3 Specification defines to be no faster than 2.5 MHz. Some PHYs support clock rates up to 12.5 MHz.

bit 1 NOPRE: Suppress Preamble bit

- 1 = The MII Management will perform read/write cycles without the 32-bit preamble field. Some PHYs support suppressed preamble
- 0 = Normal read/write cycles are performed

bit 0 SCANINC: Scan Increment bit

- 1 = The MII Management module will perform read cycles across a range of PHYs. The read cycles will start from address 1 through the value set in EMAC1MADR<PHYADDR>
- 0 = Continuous reads of the same PHY
- Note 1: Table 25-7 provides a description of the clock divider encoding.

Note:	Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers).
	8-bit accesses are not allowed and are ignored by the hardware.

TABLE 25-7: MIIM CLOCK SELECTION

MIIM Clock Select	EMAC1MCFG<5:2>
SYSCLK divided by 4	000x
SYSCLK divided by 6	0010
SYSCLK divided by 8	0011
SYSCLK divided by 10	0100
SYSCLK divided by 14	0101
SYSCLK divided by 20	0110
SYSCLK divided by 28	0111
SYSCLK divided by 40	1000
Undefined	Any other combination

REGISTER 25-32: EMAC1MCMD: ETHERNET CONTROLLER MAC MII MANAGEMENT COMMAND REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—	_		—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0	—	—	—	—	—	—	—	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
7:0		_			_	_	SCAN	READ

Legend:

5			
R = Readable bit	W = Writable bit	ble bit U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-2 Unimplemented: Read as '0'

- bit 1 SCAN: MII Management Scan Mode bit
 - 1 = The MII Management module will perform read cycles continuously (for example, useful for monitoring the Link Fail)
 - 0 = Normal Operation

bit 0 READ: MII Management Read Command bit

- 1 = The MII Management module will perform a single read cycle. The read data is returned in the EMAC1MRDD register
- 0 = The MII Management module will perform a write cycle. The write data is taken from the EMAC1MWTD register

REGISTER 25-33: EMAC1MADR: ETHERNET CONTROLLER MAC MII MANAGEMENT ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_		—	_	—	-	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	_	—	—	_	—	_	—
15:8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
10.0	—	_	—		PF	IYADDR<4:0	>	
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		_			RE	GADDR<4:0)>	

Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

- bit 12-8 **PHYADDR<4:0>:** MII Management PHY Address bits This field represents the 5-bit PHY Address field of Management cycles. Up to 31 PHYs can be addressed (0 is reserved).
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **REGADDR<4:0>:** MII Management Register Address bits This field represents the 5-bit Register Address field of Management cycles. Up to 32 registers can be accessed.

REGISTER 25-34: EMAC1MWTD: ETHERNET CONTROLLER MAC MII MANAGEMENT WRITE DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—	_	—	—		—	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	—	_	_	—		—	_
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	MWTD<15:8>							
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				MWTD<7	:0>			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 MWTD<15:0>: MII Management Write Data bits

When written, a MII Management write cycle is performed using the 16-bit data and the pre-configured PHY and Register addresses from the EMAC1MADR register.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

REGISTER 25-35: EMAC1MRDD: ETHERNET CONTROLLER MAC MII MANAGEMENT READ DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—		—	—		-	_
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	—	_	_	—	_	_	_
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				MRDD.	<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				MRDD	<7:0>			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 MRDD<15:0>: MII Management Read Data bits

Following a MII Management Read Cycle, the 16-bit data can be read from this location.

REGISTER 25-36: EMAC1MIND: ETHERNET CONTROLLER MAC MII MANAGEMENT INDICATORS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24			—	_	—	—	-	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	_	_	—	—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	_	_	—	—	—
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_	—		LINKFAIL	NOTVALID	SCAN	MIIMBUSY

Legend:

5				
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	1

bit 31-4 Unimplemented: Read as '0'

bit 3 LINKFAIL: Link Fail bit

When '1' is returned - indicates link fail has occurred. This bit reflects the value last read from the PHY status register.

bit 2 NOTVALID: MII Management Read Data Not Valid bit When '1' is returned - indicates an MII management read cycle has not completed and the Read Data is not yet valid.

bit 1 SCAN: MII Management Scanning bit When '1' is returned - indicates a scan operation (continuous MII Management Read cycles) is in progress.

bit 0 MIIMBUSY: MII Management Busy bit

When '1' is returned - indicates MII Management module is currently performing an MII Management Read or Write cycle.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24		_		—	—	_	-	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	-	—
15.0	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P
15:8				STNADDR6<	:7:0>			
7:0	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P
7.0				STNADDR5<	:7:0>			

REGISTER 25-37: EMAC1SA0: ETHERNET CONTROLLER MAC STATION ADDRESS 0 REGISTER

Legend:	P = Programmable bit						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31-16 Unimplemented: Read as '0'

- bit 15-8 **STNADDR6<7:0>:** Station Address Octet 6 bits These bits hold the sixth transmitted octet of the station address.
- bit 7-0 **STNADDR5<7:0>:** Station Address Octet 5 bits These bits hold the fifth transmitted octet of the station address.

Note 1: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

2: This register is loaded at reset from the factory preprogrammed station address.

Bit Range	Bit Bit 31/23/15/7 30/22/14/6		Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
31:24		—			—		—	—					
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
23:16	—	—	_	_	—	_	_	—					
15.0	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P					
15:8	STNADDR4<7:0>												
7.0	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P					
7:0				STNADD	R3<7:0>								

REGISTER 25-38: EMAC1SA1: ETHERNET CONTROLLER MAC STATION ADDRESS 1 REGISTER

Legend:		P = Programmable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31-16 Unimplemented: Read as '0'

- bit 15-8 **STNADDR4<7:0>:** Station Address Octet 4 bits These bits hold the fourth transmitted octet of the station address.
- bit 7-0 **STNADDR3<7:0>:** Station Address Octet 3 bits These bits hold the third transmitted octet of the station address.

Note 1: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.
 2: This register is loaded at reset from the factory preprogrammed station address.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
04-04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31:24		—	_	_	_	_	—	—				
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23:16	_	—	—	_	_	—	_	—				
45.0	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P				
15:8	STNADDR2<7:0>											
7:0	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P				
	STNADDR1<7:0>											

REGISTER 25-39: EMAC1SA2: ETHERNET CONTROLLER MAC STATION ADDRESS 2 REGISTER

Legend:	P = Programmable bit						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

- bit 31-16 Reserved: Maintain as '0'; ignore read
- bit 15-8 **STNADDR2<7:0>:** Station Address Octet 2 bits These bits hold the second transmitted octet of the station address.
- bit 7-0 **STNADDR1<7:0>:** Station Address Octet 1 bits These bits hold the most significant (first transmitted) octet of the station address.

Note 1: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

2: This register is loaded at reset from the factory preprogrammed station address.

26.0 COMPARATOR

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 19.** "Comparator" (DS60001110) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32). The Comparator module contains two comparators that can be configured in a variety of ways.

Key features of the Comparator module include:

- Selectable inputs available include:
 - Analog inputs multiplexed with I/O pins
 - On-chip internal absolute voltage reference (IVREF)
 - Comparator voltage reference (CVREF)
- · Outputs can be inverted
- Selectable interrupt generation

A block diagram of the Comparator module is illustrated in Figure 26-1.

FIGURE 26-1: COMPARATOR MODULE BLOCK DIAGRAM



26.1 Control Registers

TABLE 26-1: COMPARATOR REGISTER MAP

ess		ć	Bits													6			
Virtual Address (BF80_#)	(BF80_#) Register Name ^{(†})	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4.000	014001	31:16	_	_	-	_	_	_	_	_	-	—	—	_	-	-	—	-	0000
A000	CM1CON	15:0	ON	COE	CPOL	—	_	_	_	COUT	EVPO	EVPOL<1:0>		CREF	_	_	CCH	<1:0>	00C3
4.010	CM2CON	31:16	_	—	_	—	_	_	_	_	_	_	_	_	_	_	_	_	0000
AUTU	CIVIZCON	15:0	ON	COE	CPOL	_	—	_	—	COUT	EVPO	L<1:0>	—	CREF	_	_	CCH	<1:0>	00C3
A060	CMSTAT	31:16	_	—	_	—	_	—	_	—	_	—	—	—	_	_	—	—	0000
A060	CIVISTAT	15:0		_	SIDL	-		_		_		_	_	-			C2OUT	C10UT	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—		_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	-	—	—	—	—
15.0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R-0
15:8	0N ⁽¹⁾	COE	CPOL ⁽²⁾	-	—	—	—	COUT
7:0	R/W-1	R/W-1	U-0	R/W-0	U-0	U-0	R/W-1	R/W-1
7.0	EVPOL	_<1:0>		CREF	_		CCH	<1:0>

REGISTER 26-1: CMxCON: COMPARATOR 'x' CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ON: Comparator ON bit⁽¹⁾

Clearing this bit does not affect the other bits in this register.

- 1 = Module is enabled. Setting this bit does not affect the other bits in this register
- 0 = Module is disabled and does not consume current.
- bit 14 COE: Comparator Output Enable bit
 - 1 = Comparator output is driven on the output CxOUT pin
 - 0 = Comparator output is not driven on the output CxOUT pin
- bit 13 **CPOL:** Comparator Output Inversion bit⁽²⁾
 - 1 = Output is inverted
 - 0 = Output is not inverted

bit 12-9 Unimplemented: Read as '0'

- bit 8 COUT: Comparator Output bit
 - 1 =Output of the Comparator is a '1'
 - 0 =Output of the Comparator is a '0'
- bit 7-6 EVPOL<1:0>: Interrupt Event Polarity Select bits
 - 11 = Comparator interrupt is generated on a low-to-high or high-to-low transition of the comparator output
 - 10 = Comparator interrupt is generated on a high-to-low transition of the comparator output
 - 01 = Comparator interrupt is generated on a low-to-high transition of the comparator output
 - 00 = Comparator interrupt generation is disabled

bit 5 Unimplemented: Read as '0'

- bit 4 **CREF:** Comparator Positive Input Configure bit
 - 1 = Comparator non-inverting input is connected to the internal CVREF
 - 0 = Comparator non-inverting input is connected to the CxIN+ pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Negative Input Select bits for Comparator
 - 11 = Comparator inverting input is connected to the IVREF
 - 10 = Comparator inverting input is connected to the C2IN+ pin for C1 and C1IN+ pin for C2
 - 01 = Comparator inverting input is connected to the C1IN+ pin for C1 and C2IN+ pin for C2
 - 00 = Comparator inverting input is connected to the C1IN- pin for C1 and C2IN- pin for C2
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: Setting this bit will invert the signal to the comparator interrupt generator as well. This will result in an interrupt being generated on the opposite edge from the one selected by EVPOL<1:0>.

PIC32MX5XX/6XX/7XX

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—		—	—	—		—
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		-		—	—			—
15:8	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15.6	—	—	SIDL	—	—	—		—
7:0	U-0	U-0	U-0	U-0	U-0	U-0	R-0	R-0
7:0	—	—	—	—		—	C2OUT	C1OUT

REGISTER 26-2: CMSTAT: COMPARATOR STATUS REGISTER

-	-	
	ond	
Leu	ena:	

zogonan							
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31-14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Control bit

1 = All Comparator modules are disabled while in Idle mode

0 = All Comparator modules continue to operate while in Idle mode

bit 12-2 Unimplemented: Read as '0'

- bit 1 **C2OUT:** Comparator Output bit
 - 1 = Output of Comparator 2 is a '1'
 - 0 = Output of Comparator 2 is a '0'

bit 0 C1OUT: Comparator Output bit

- 1 = Output of Comparator 1 is a '1'
- 0 = Output of Comparator 1 is a '0'

27.0 COMPARATOR VOLTAGE REFERENCE (CVREF)

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 20. "Comparator Voltage Reference (CVREF)" (DS60001109) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The CVREF module is a 16-tap, resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it also may be used independently of them. A block diagram of the module is illustrated in Figure 27-1. The resistor ladder is segmented to provide two ranges of voltage reference values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/Vss or an external voltage reference. The CVREF output is available for the comparators and typically available for pin output.

Key features of the CVREF module include:

- High and low range selection
- Sixteen output levels available for each range
- Internally connected to comparators to conserve device pins
- · Output can be connected to a pin





27.1 Control Register

TABLE 27-1: COMPARATOR VOLTAGE REFERENCE REGISTER MAP

lress ≠)										Bits									s
Virtual Addr (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000		31:16	—		_	—	—	_		_		—	—	—		—		—	0000
9800	CVRCON	15:0	ON	-	_	—	—	VREFSEL ⁽²⁾	BGSEL	<1:0> ⁽²⁾		CVROE	CVRR	CVRSS		CVR<	3:0>		0100

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: These bits are not available on PIC32MX575/675/695/775/795 devices. On these devices, reset value for CVRCON is '0000'.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—	_	—	—	_		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		—	_	—	—	_		
15.0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-1
15:8	0N ⁽¹⁾	—	—	—	—	VREFSEL ⁽²⁾	BGSEL	<1:0> (2)
7:0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	_	CVROE	CVRR	CVRSS		CVR<	:3:0>	

REGISTER 27-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

Legend:

- 3				
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

ON: Comparator Voltage Reference On bit⁽¹⁾ bit 15 Setting or clearing this bit does not affect the other bits in this register. 1 = Module is enabled0 = Module is disabled and does not consume current bit 14-11 Unimplemented: Read as '0' VREFSEL: Voltage Reference Select bit⁽²⁾ bit 10 1 = CVREF = VREF+0 = CVREF is generated by the resistor network BGSEL<1:0>: Band Gap Reference Source bits⁽²⁾ bit 9-8 11 = IVRFF = VRFF+10 = Reserved

- 01 = IVREF = 0.6V (nominal, default)
- 00 = IVREF = 1.2V (nominal)
- bit 7 Unimplemented: Read as '0'
- bit 6 **CVROE:** CVREFOUT Enable bit
 - 1 = Voltage level is output on CVREFOUT pin
 - 0 = Voltage level is disconnected from CVREFOUT pin

bit 5 **CVRR:** CVREF Range Selection bit

- 1 = 0 to 0.625 CVRSRC, with CVRSRC/24 step size
- 0 = 0.25 CVRSRC to 0.719 CVRSRC, with CVRSRC/32 step size

bit 4 **CVRSS:** CVREF Source Selection bit

- 1 = Comparator voltage reference source, CVRSRC = (VREF+) (VREF-)0 = Comparator voltage reference source, CVRSRC = AVDD - AVSS **CVR<3:0>:** CVREF Value Selection $0 \le CVR<3:0> \le 15$ bits
- bit 3-0 When CVRR = 1: $CVREF = (CVR < 3:0 > /24) \bullet (CVRSRC)$ When CVRR = 0: $CVREF = 1/4 \bullet (CVRSRC) + (CVR<3:0>/32) \bullet (CVRSRC)$
 - Note 1: When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: These bits are not available on PIC32MX575/675/775/795 devices. On these devices, the reset value for CVRON is '0000'.

PIC32MX5XX/6XX/7XX

NOTES:

28.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "Power-Saving Features" (DS60001130) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

This section describes power-saving features for the PIC32MX5XX/6XX/7XX family of devices. These devices offer a total of nine methods and modes, organized into two categories, that allow the user to balance power consumption with device performance. In all of the methods and modes described in this section, power-saving is controlled by software.

28.1 Power-Saving with CPU Running

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the Peripheral Bus Clock (PBCLK) and by individually disabling modules. These methods are grouped into the following categories:

- FRC Run mode: the CPU is clocked from the FRC clock source with or without postscalers.
- LPRC Run mode: the CPU is clocked from the LPRC clock source.
- Sosc Run mode: the CPU is clocked from the Sosc clock source.

In addition, the Peripheral Bus Scaling mode is available where peripherals are clocked at the programmable fraction of the CPU clock (SYSCLK).

28.2 CPU Halted Methods

The device supports two power-saving modes, Sleep and Idle, both of which Halt the clock to the CPU. These modes operate with all clock sources, as listed below:

- **Posc Idle mode:** the system clock is derived from the Posc. The system clock source continues to operate. Peripherals continue to operate, but can optionally be individually disabled.
- FRC Idle mode: the system clock is derived from the FRC with or without postscalers. Peripherals continue to operate, but can optionally be individually disabled.

- **Sosc Idle mode:** the system clock is derived from the Sosc. Peripherals continue to operate, but can optionally be individually disabled.
- LPRC Idle mode: the system clock is derived from the LPRC. Peripherals continue to operate, but can optionally be individually disabled. This is the lowest power mode for the device with a clock running.
- Sleep mode: the CPU, the system clock source and any peripherals that operate from the system clock source are Halted. Some peripherals can operate in Sleep using specific clock sources. This is the lowest power mode for the device.

28.3 Power-Saving Operation

Peripherals and the CPU can be halted or disabled to further reduce power consumption.

28.3.1 SLEEP MODE

Sleep mode has the lowest power consumption of the device power-saving operating modes. The CPU and most peripherals are halted. Select peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See the individual peripheral module sections for descriptions of behavior in Sleep.

Sleep mode includes the following characteristics:

- The CPU is halted
- The system clock source is typically shutdown. See Section 28.3.3 "Peripheral Bus Scaling Method" for specific information.
- There can be a wake-up delay based on the oscillator selection
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode
- The BOR circuit, if enabled, remains operative during Sleep mode
- The WDT, if enabled, is not automatically cleared prior to entering Sleep mode
- Some peripherals can continue to operate at limited functionality in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART and peripherals that use an external clock input or the internal LPRC oscillator (e.g., RTCC, Timer1 and Input Capture).
- I/O pins continue to sink or source current in the same manner as they do when the device is not in Sleep
- Modules can be individually disabled by software prior to entering Sleep in order to further reduce consumption

The processor will exit, or 'wake-up', from Sleep mode on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep mode. The interrupt priority must be greater than the current CPU priority.
- On any form of device Reset
- On a WDT time-out

If the interrupt priority is lower than or equal to the current priority, the CPU will remain Halted, but the PBCLK will start running and the device will enter into Idle mode.

28.3.2 IDLE MODE

In Idle mode, the CPU is Halted but the System Clock (SYSCLK) source is still enabled. This allows peripherals to continue operation when the CPU is Halted. Peripherals can be individually configured to Halt when entering Idle by setting their respective SIDL bit. Latency, when exiting Idle mode, is very low due to the CPU oscillator source remaining active.

- Note 1: Changing the PBCLK divider ratio requires recalculation of peripheral timing. For example, assume the UART is configured for 9600 baud with a PB clock ratio of 1:1 and a Posc of 8 MHz. When the PB clock divisor of 1:2 is used, the input frequency to the baud clock is cut in half; therefore, the baud rate is reduced to 1/2 its former value. Due to numeric truncation in calculations (such as the baud rate divisor), the actual baud rate may be a tiny percentage different than expected. For this reason, any timing calculation required for a peripheral should be performed with the new PB clock frequency instead of scaling the previous value based on a change in the PB divisor ratio.
 - 2: Oscillator start-up and PLL lock delays are applied when switching to a clock source that was disabled and that uses a crystal and/or the PLL. For example, assume the clock source is switched from Posc to LPRC just prior to entering Sleep in order to save power. No oscillator startup delay would be applied when exiting Idle. However, when switching back to Posc, the appropriate PLL and/or oscillator start-up/lock delays would be applied.

The device enters Idle mode when the SLPEN bit (OSCCON<4>) is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of the CPU. If the priority of the interrupt event is lower than or equal to current priority of the CPU, the CPU will remain Halted and the device will remain in Idle mode.
- · On any form of device Reset
- On a WDT time-out interrupt

28.3.3 PERIPHERAL BUS SCALING METHOD

Most of the peripherals on the device are clocked using the PBCLK. The Peripheral Bus (PB) can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK to PBCLK ratios of 1:1, 1:2, 1:4 and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as USB, interrupt controller, DMA, bus matrix and prefetch cache are clocked directly from SYSCLK. As a result, they are not affected by PBCLK divisor changes.

Changing the PBCLK divisor affects:

- The CPU to peripheral access latency. The CPU has to wait for next PBCLK edge for a read to complete. In 1:8 mode, this results in a latency of one to seven SYSCLKs.
- The power consumption of the peripherals. Power consumption is directly proportional to the frequency at which the peripherals are clocked. The greater the divisor, the lower the power consumed by the peripherals.

To minimize dynamic power, the PB divisor should be chosen to run the peripherals at the lowest frequency that provides acceptable system performance. When selecting a PBCLK divider, peripheral clock requirements, such as baud rate accuracy, should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value.

29.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 33. "Programming and Diagnostics" (DS60001129) in the "PIC32 Family Reference Manual", which are available from the Microchip web site (www.microchip.com/PIC32).

The PIC32MX5XX/6XX/7XX family of devices include several features intended to maximize application flexibility and reliability and minimize cost through elimination of external components. Key features include:

- Flexible device configuration
- Watchdog Timer (WDT)
- Joint Test Action Group (JTAG) interface
- In-Circuit Serial Programming[™] (ICSP[™])

29.1 Configuration Bits

The Configuration bits can be programmed using the following registers to select various device configurations.

- DEVCFG0: Device Configuration Word 0
- DEVCFG1: Device Configuration Word 1
- DEVCFG2: Device Configuration Word 2
- DEVCFG3: Device Configuration Word 3
- DEVID: Device and Revision ID Register

TABLE 29-1: DEVCFG: DEVICE CONFIGURATION WORD SUMMARY

ess		e								Bit	s								6
Virtual Address (BFC0_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
2550	DEVCFG3	31:16	FVBUSONIO	NIO FUSBIDIO FCANIO FETHIO FMIIEN FSRSSEL<2:0> XXXX															
2660	DEVCEGS	15:0								USERID	<15:0>								xxxx
2554		31:16	—	—	_			—	—		_		—		_	FF	PLLODIV<2:()>	xxxx
2664	DEVCFG2	15:0	UPLLEN	_	_	_	_	UF	PLLIDIV<2:0	>	_	F	PLLMUL<2:0)>	_	F	PLLIDIV<2:0	>	xxxx
0550	DEVCFG1	31:16	_	_	_	_	-	_	_	_	FWDTEN	_	_		V	VDTPS<4:0	>		xxxx
2660	DEVCEGI	15:0	FCKSM	FCKSM<1:0> FPBDIV<1:0> — OSCIOFNC POSCMOD<1:0> IESO — FSOSCEN — — FNOSC<2:0> xxxx															
2550	DEVCFG0	31:16	_	—	_	CP	_	—	_	BWP	_	_	_	_		PWP	<7:4>		xxxx
2650	DEVCEGO	15:0		PWP<	3:0>		_	_	_	_	_	_	_	-	ICESEL	_	DEBUG	6<1:0>	xxxx
	d	v = unknown value on Reset: — = unimplemented read as '1' Reset values are shown in heradecimal																	

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 29-2: DEVICE ID, REVISION, AND CONFIGURATION SUMMARY

ess		Ċ,					_			В	ts								(1)
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5000	DDDOON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
F200	DDPCON	15:0	_	_	_	_	_	_	—	_		_	_	_	JTAGEN	TROEN	_	TDOEN	0008
5000		31:16		VER-	<3:0>							DEVID	<27:16>						xxxx
F220	DEVID	15:0		DEVID<15:0> xxxx															
5000		31:16								evere:	×-21.0								0000
F230	SYSKEY	15:0		SYSKEY<31:0>															

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset values are dependent on the device variant. Refer to "PIC32MX5XX/6XX/7XX Family Silicon Errata and Data Sheet Clarification" (DS80000480) for more information.

Bit Range	Bit Bit 31/23/15/7 30/22/14/6		Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	r-0	r-1	r-1	R/P	r-1	r-1	r-1	R/P
31:24	—	—	_	CP	—	—	—	BWP
00.40	r-1	r-1	r-1	r-1	R/P	R/P	R/P	R/P
23:16	—	_	_	_		PWP.	<7:4>	
45.0	R/P	R/P	R/P	R/P	r-1	r-1	r-1	r-1
15:8		PWP<	:3:0>		_	_	—	—
7.0	r-1	r-1	r-1	r-1	R/P	r-1	R/P	R/P
7:0	_	_	_	_	ICESEL	_	DEBU	G<1:0>

REGISTER 29-1: DEVCFG0: DEVICE CONFIGURATION WORD 0

Legend:	r = Reserved bit	P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31 Reserved: Write '0'
- bit 30-29 Reserved: Write '1'
- bit 28 CP: Code-Protect bit

Prevents boot and program Flash memory from being read or modified by an external programming device. 1 = Protection is disabled

- 0 =Protection is enabled
- bit 27-25 Reserved: Write '1'
- bit 24 **BWP:** Boot Flash Write-Protect bit

Prevents boot Flash memory from being modified during code execution.

- 1 = Boot Flash is writable
- 0 = Boot Flash is not writable
- bit 23-20 Reserved: Write '1'
- bit 19-12 **PWP<7:0>:** Program Flash Write-Protect bits

Prevents selected program Flash memory pages from being modified during code execution. The PWP bits represent the 1's complement of the number of write-protected program Flash memory pages.

```
11111111 = Disabled
11111110 = 0xBD00 0FFF
11111101 = 0xBD00_1FFF
11111100 = 0xBD00_2FFF
11111011 = 0xBD00_3FFF
11111010 = 0xBD00 4FFF
11111001 = 0xBD00_5FFF
11111000 = 0xBD00_6FFF
11110111 = 0xBD00_7FFF
11110110 = 0xBD00_8FFF
11110101 = 0xBD00_9FFF
11110100 = 0xBD00 AFFF
11110011 = 0xBD00_BFFF
11110010 = 0xBD00_CFFF
11110001 = 0xBD00_DFFF
11110000 = 0xBD00_EFFF
11101111 = 0xBD00_FFFF
01111111 = 0xBD07_FFFF
Reserved: Write '1'
```

bit 11-4

REGISTER 29-1: DEVCFG0: DEVICE CONFIGURATION WORD 0 (CONTINUED)

- bit 3 ICESEL: In-Circuit Emulator/Debugger Communication Channel Select bit
 - 1 = PGEC2/PGED2 pair is used
 - 0 = PGEC1/PGED1 pair is used
- bit 2 Reserved: Write '1'
- bit 1-0 DEBUG<1:0>: Background Debugger Enable bits (forced to '11' if code-protect is enabled)
 - 11 = Debugger is disabled
 - 10 = Debugger is enabled
 - 01 = Reserved (same as '11' setting)
 - 00 = Reserved (same as '11' setting)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
	—	_	—	—	—	_	_	—
23:16	R/P	r-1	r-1	R/P	R/P	R/P	R/P	R/P
	FWDTEN	—	—	WDTPS<4:0>				
45.0	R/P	R/P	R/P	R/P	r-1	R/P	R/P	R/P
15:8	FCKSM	1<1:0>	FPBDI	V<1:0>	—	OSCIOFNC	POSCM	OD<1:0>
7.0	R/P	r-1	R/P	r-1	r-1	R/P	R/P	R/P
7:0	IESO		FSOSCEN	_	—	F	NOSC<2:0>	

REGISTER 29-2: DEVCFG1: DEVICE CONFIGURATION WORD 1

Legend:	r = Reserved bit	P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 Reserved: Write '1'

bit 23 **FWDTEN:** Watchdog Timer Enable bit

1 = The WDT is enabled and cannot be disabled by software 0 = The WDT is not enabled; it can be enabled in software

- bit 22-21 Reserved: Write '1'
- bit 20-16 WDTPS<4:0>: Watchdog Timer Postscale Select bits

10100 = 1:1048576 10011 = 1:524288 10010 = 1:262144 10001 = 1:131072 10000 = 1:65536 01111 = 1:32768 01110 = 1:16384 01101 = 1:8192 01100 = 1:4096 01011 = 1:204801010 = 1:1024 01001 = 1:51201000 = 1:256 00111 = 1:128 00110 = 1:6400101 = 1:32 00100 = 1:1600011 = 1:800010 = 1:4 00001 = 1:2 00000 = 1:1

All other combinations not shown result in operation = 10100

bit 15-14 FCKSM<1:0>: Clock Switching and Monitor Selection Configuration bits

1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled

01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled

00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled

Note 1: Do not disable the Posc (POSCMOD = 11) when using this oscillator source.

REGISTER 29-2: DEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)

- bit 13-12 **FPBDIV<1:0>:** Peripheral Bus Clock Divisor Default Value bits
 - 11 = PBCLK is SYSCLK divided by 8
 - 10 = PBCLK is SYSCLK divided by 4
 - 01 = PBCLK is SYSCLK divided by 2
 - 00 = PBCLK is SYSCLK divided by 1
- bit 11 Reserved: Write '1'
- bit 10 OSCIOFNC: CLKO Enable Configuration bit
 - 1 = CLKO output is disabled
 - 0 = CLKO output signal is active on the OSCO pin; the Primary Oscillator must be disabled or configured for External Clock mode (EC) for the CLKO to be active (POSCMOD<1:0> = 11 or 00)
- bit 9-8 **POSCMOD<1:0>:** Primary Oscillator Configuration bits
 - 11 = Primary Oscillator is disabled
 - 10 = HS Oscillator mode is selected
 - 01 = XT Oscillator mode is selected
 - 00 = External Clock mode is selected
- bit 7 IESO: Internal External Switchover bit
 - 1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled)
 - 0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)
- bit 6 Reserved: Write '1'
- bit 5 FSOSCEN: Secondary Oscillator Enable bit
 - 1 = Enable the Secondary Oscillator
 - 0 = Disable the Secondary Oscillator
- bit 4-3 Reserved: Write '1'
- bit 2-0 **FNOSC<2:0>:** Oscillator Selection bits
 - 111 = Fast RC Oscillator with divide-by-N (FRCDIV)
 - 110 = FRCDIV16 Fast RC Oscillator with fixed divide-by-16 postscaler
 - 101 = Low-Power RC Oscillator (LPRC)
 - 100 = Secondary Oscillator (Sosc)
 - 011 = Primary Oscillator (Posc) with PLL module (XT+PLL, HS+PLL, EC+PLL)
 - 010 = Primary Oscillator (XT, HS, EC)⁽¹⁾
 - 001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV+PLL)
 - 000 = Fast RC Oscillator (FRC)
- **Note 1:** Do not disable the POSC (POSCMOD = 11) when using this oscillator source.

REGISTER 29-3: DEVCFG2: DEVICE CONFIGURATION WORD 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
31:24	—	_	—	_	_	_	_	—
00.40	r-1	r-1	r-1	r-1	r-1	R/P	R/P	R/P
23:16			—	-	-	FPLLODIV<2:0>		
45.0	R/P	r-1	r-1	r-1	r-1	R/P	R/P	R/P
15:8	UPLLEN	_	—	_	_	U	PLLIDIV<2:0	>
7:0	r-1	R/P-1	R/P	R/P-1	r-1	R/P	R/P	R/P
		F	PLLMUL<2:0	>		F	PLLIDIV<2:0	>

Legend:	r = Reserved bit	P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-19 Reserved: Write '1'

bit 18-16 **FPLLODIV<2:0>:** PLL Output Divider bits 111 = PLL output divided by 256

- 110 = PLL output divided by 64 101 = PLL output divided by 32 100 = PLL output divided by 16 011 = PLL output divided by 8 010 = PLL output divided by 4 001 = PLL output divided by 2
- 000 = PLL output divided by 1
- bit 15 UPLLEN: USB PLL Enable bit 1 = Disable and bypass USB PLL 0 = Enable USB PLL
- bit 14-11 Reserved: Write '1'
- bit 10-8 UPLLIDIV<2:0>: USB PLL Input Divider bits
 - 111 = 12x divider
 - 110 = 10x divider
 - 101 = 6x divider
 - 100 = 5x divider
 - 011 = 4x divider
 - 010 = 3x divider
 - 001 = 2x divider 000 = 1x divider
- bit 7 **Reserved:** Write '1'
- bit 6-4 FPLLMUL<2:0>: PLL Multiplier bits
 - 111 = 24x multiplier
 - 110 = 21x multiplier
 - 101 = 20x multiplier
 - 100 = 19x multiplier
 - 011 = 18x multiplier
 - 010 = 17x multiplier
 - 001 = 16x multiplier
 - 000 = 15x multiplier
- bit 3 Reserved: Write '1'

REGISTER 29-3: DEVCFG2: DEVICE CONFIGURATION WORD 2 (CONTINUED)

- bit 2-0 **FPLLIDIV<2:0>:** PLL Input Divider bits
 - 111 = 12x divider
 - 110 = 10x divider
 - 101 = 6x divider
 - 100 = 5x divider
 - 011 = 4x divider
 - 010 = 3x divider
 - 001 = 2x divider
 - 000 = 1x divider

REGISTE	ER 29-4: I	DEVCFG3: DI	EVICE CON	FIGURATIO	N WORD 3	

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04-04	R/P	R/P	r-1	r-1	r-1	R/P	R/P	R/P
31:24	FVBUSONIO	FUSBIDIO	_	—	—	FCANIO ⁽¹⁾	FETHIO ⁽²⁾	FMIIEN ⁽²⁾
00.40	r-1	r-1	r-1	r-1	r-1	R/P	R/P	R/P
23:16	—	—	—	—	—	F	SRSSEL<2:0	>
45.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
15:8				USERID	<15:8>			
7.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
7:0				USERID	<7:0>			

Legend:	r = Reserved bit	P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x	= Bit is unknown

 1 = VBUSON pin is controlled by the USB module 0 = VBUSON pin is controlled by the port function
 bit 30
 FUSBIDIO: USB USBID Selection bit 1 = USBID pin is controlled by the USB module 0 = USBID pin is controlled by the port function
 bit 29-27
 Reserved: Write '1'
 bit 26
 FCANIO: CAN I/O Pin Selection bit⁽¹⁾ 1 = Default CAN I/O Pins 0 = Alternate CAN I/O Pins
 bit 25
 FETHIO: Ethernet I/O Pins
 1 = Default Ethernet I/O Pins

FVBUSONIO: USB VBUSON Selection bit

- 1 = Default Ethernet I/O Pins0 = Alternate Ethernet I/O Pins
- bit 24 **FMIIEN:** Ethernet MII Enable bit⁽²⁾
 - 1 = MII is enabled
 - 0 = RMII is enabled
- bit 23-19 Reserved: Write '1'
- bit 18-16 FSRSSEL<2:0>: SRS Select bits
 - 111 = Assign Interrupt Priority 7 to a shadow register set
 - 110 = Assign Interrupt Priority 6 to a shadow register set
 - •

bit 31

- .
- 001 = Assign Interrupt Priority 1 to a shadow register set

000 = All interrupt priorities are assigned to a shadow register set

- bit 15-0 **USERID<15:0>:** User ID bits This is a 16-bit value that is user-defined and is readable via ICSP[™] and JTAG.
- Note 1: This bit is Reserved and reads '1' on PIC32MX664/675/695 devices.
 - 2: This bit is Reserved and reads '1' on PIC32MX534/564/575 devices.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04-04	R	R	R	R	R	R	R	R	
31:24		VER<3	:0> ⁽¹⁾			DEVID<2	27:24> ⁽¹⁾		
	R	R	R	R	R	R	R	R	
23:16	DEVID<23:16> ⁽¹⁾								
45.0	R	R	R	R	R	R	R	R	
15:8				DEVID<1	5:8> ⁽¹⁾				
7.0	R	R	R	R	R	R	R	R	
7:0				DEVID<	7:0> ⁽¹⁾				

REGISTER 29-5: DEVID: DEVICE AND REVISION ID REGISTER

Legend:

Legena.				
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-28 VER<3:0>: Revision Identifier bits⁽¹⁾

bit 27-0 DEVID<27:0>: Device ID bits⁽¹⁾

Note 1: See the "PIC32 Flash Programming Specification" (DS60001145) for a list of Revision and Device ID values.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-	_	_					—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	—
7.0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	U-0	R/W-0
7:0	_	_	_	_	JTAGEN	TROEN	_	TDOEN

REGISTER 29-6: DDPCON: DEBUG DATA PORT CONTROL REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-4 Unimplemented: Read as '0'

- bit 3 JTAGEN: JTAG Port Enable bit
 - 1 = Enable the JTAG port
 - 0 = Disable the JTAG port
- bit 2 **TROEN:** Trace Output Enable bit
 - 1 = Enable the trace port
 - 0 = Disable the trace port
- bit 1 Unimplemented: Read as '0'
- bit 0 TDOEN: TDO Enable for 2-Wire JTAG
 - 1 = 2-wire JTAG protocol uses TDO
 - 0 = 2-wire JTAG protocol does not use TDO

29.2 On-Chip Voltage Regulator

All PIC32MX5XX/6XX/7XX devices' core and digital logic are designed to operate at a nominal 1.8V. To simplify system designs, most devices in the PIC32MX-5XX/6XX/7XX family incorporate an on-chip regulator providing the required core logic voltage from VDD.

A low-ESR capacitor (such as tantalum) must be connected to the VCAP pin (see Figure 29-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Section 32.1 "DC Characteristics".

Note: It is important that the low-ESR capacitor is placed as close as possible to the VCAP pin.

29.2.1 ON-CHIP REGULATOR AND POR

It takes a fixed delay for the on-chip regulator to generate an output. During this time, designated as TPU, code execution is disabled. TPU is applied every time the device resumes operation after any power-down, including Sleep mode.

29.2.2 ON-CHIP REGULATOR AND BOR

PIC32MX5XX/6XX/7XX devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a Brown-out Reset (BOR). This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage levels are specified in Section 32.1 "DC Characteristics".

FIGURE 29-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



29.3 Programming and Diagnostics

PIC32MX5XX/6XX/7XX devices provide a complete range of programming and diagnostic features that can increase the flexibility of any application using them. These features allow system designers to include:

- Simplified field programmability using two-wire In-Circuit Serial Programming[™] (ICSP[™]) interfaces
- Debugging using ICSP
- Programming and debugging capabilities using the EJTAG extension of JTAG
- JTAG boundary scan testing for device and board diagnostics

PIC32 devices incorporate two programming and diagnostic modules, and a trace controller, that provide a range of functions to the application developer.

FIGURE 29-2:

PROGRAMMING, DEBUGGING, AND TRACE PORTS BLOCK DIAGRAM



PIC32MX5XX/6XX/7XX

NOTES:

30.0 INSTRUCTION SET

The PIC32MX5XX/6XX/7XX family instruction set complies with the MIPS32 Release 2 instruction set architecture. The PIC32 device family does not support the following features:

- Core Extend instructions
- Coprocessor 1 instructions
- Coprocessor 2 instructions

Note: Refer to "MIPS32[®] Architecture for Programmers Volume II: The MIPS32[®] Instruction Set" at www.imgtec.com for more information.

PIC32MX5XX/6XX/7XX

NOTES:

31.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

31.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- · Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

31.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

31.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

31.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

31.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

31.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

31.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

31.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

31.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

31.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

31.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

31.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

32.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC32MX5XX/6XX/7XX electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC32MX5XX/6XX/7XX devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings

(See Note 1)

Ambient temperature under bias	
Storage temperature Voltage on VDD with respect to Vss	
Voltage on any pin that is not 5V tolerant, with respect to Vss (Note 3)	
Voltage on any 5V tolerant pin with respect to VSS when VDD \ge 2.3V (Note 3)	-0.3V to +5.5V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V (Note 3)	0.3V to +3.6V
Voltage on VBUS with respect to VSS	0.3V to +5.5V
Maximum current out of Vss pin(s)	
Maximum current into VDD pin(s) (Note 2)	
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	
Maximum current sunk by all ports	
Maximum current sourced by all ports (Note 2)	200 mA

Note 1: Stresses above those listed under "**Absolute Maximum Ratings**" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

2: Maximum allowable current is a function of device maximum power dissipation (see Table 32-2).

3: See the "Device Pin Tables" section for the 5V tolerant pins.

32.1 DC Characteristics

TABLE 32-1: OPERATING MIPS VS. VOLTAGE

Characteristic	VDD Range	Temp. Range	Max. Frequency		
Characteristic	(in Volts) ⁽¹⁾	(in °C)	PIC32MX5XX/6XX/7XX		
DC5	2.3-3.6V	-40°C to +85°C	80 MHz		
DC5b	2.3-3.6V	-40°C to +105°C	80 MHz		

Note 1: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 32-10 for BOR values.

TABLE 32-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min.	Typical	Max.	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
V-Temp Temperature Devices					
Operating Junction Temperature Range	TJ	-40		+140	°C
Operating Ambient Temperature Range	TA	-40	—	+105	°C
Power Dissipation: Internal Chip Power Dissipation: PINT = VDD x (IDD – S IOH)	PD		PINT + PI/C)	W
I/O Pin Power Dissipation: I/O = S (({VDD – VOH} x IOH) + S (VOL x IOL))					
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θJ	A	W

TABLE 32-3: THERMAL PACKAGING CHARACTERISTICS

Characteristics	Symbol	Typical	Max.	Unit	See Note
Package Thermal Resistance, 121-Pin TFBGA (10x10x1.1 mm)	θJA	40		°C/W	1
Package Thermal Resistance, 100-Pin TQFP (14x14x1 mm)	θJA	43	_	°C/W	1
Package Thermal Resistance, 100-Pin TQFP (12x12x1 mm)	θJA	43	_	°C/W	1
Package Thermal Resistance, 64-Pin TQFP (10x10x1 mm)	θJA	47	—	°C/W	1
Package Thermal Resistance, 64-Pin QFN (9x9x0.9 mm)	θJA	28	—	°C/W	1
Package Thermal Resistance, 124-Pin VTLA (9x9x0.9 mm)	θJA	21		°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 32-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHA	RACTER	ISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions		
Operati	ng Voltag	6							
DC10	Vdd	Supply Voltage	2.3		3.6	V	_		
DC12	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.75	_		V	_		
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	1.75	_	2.1	V	_		
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.00005	_	0.115	V/µs	—		

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 32-10 for BOR values.

DC CHA	RACTERIST	ICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-Temp} \end{array}$						
Param. No.	Typical ⁽³⁾	Max.	Units		Conditions	i			
Operatir	ng Current (I	DD) ^(1,2,4) f O I	PIC32MX5	575/675/695/775/795 Family D)evices				
DC20	6	9	mA	Code executing from Flash	-40ºC, +25ºC, +85ºC		4 MHz		
DC20b	7	10			+105⁰C				
DC20a	4			Code executing from SRAM	_				
DC21	37	40	mA	Code executing from Flash			25 MHz		
DC21a	25		IIIA	Code executing from SRAM	_	_	23 1011 12		
DC22	64	70	mA	Code executing from Flash			60 MHz		
DC22a	61	_	IIIA	Code executing from SRAM					
DC23	85	98	mA	Code executing from Flash	-40ºC, +25ºC, +85ºC	_	80 MHz		
DC23b	90	120]	+105°C					
DC23a	85]	Code executing from SRAM					
DC25a	125	150	μA	—	+25°C	3.3V	LPRC (31 kHz)		

TABLE 32-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, execution from Program Flash memory vs. SRAM, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.

- 2: The test conditions for IDD measurements are as follows:
 - Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
 - OSC2/CLKO is configured as an I/O input pin
 - USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
 - CPU, program Flash, and SRAM data memory are operational, program Flash memory Wait states = 111, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
 - No peripheral modules are operating, (ON bit = 0)
 - WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
 - All I/O pins are configured as inputs and pulled to Vss
 - MCLR = VDD
 - CPU executing while(1) statement from Flash
 - RTCC and JTAG are disabled
- **3:** Data in "Typical" column is at 3.3V, 25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
- **4:** All parameters are characterized, but only those parameters listed for 4 MHz and 80 MHz are tested at 3.3V in manufacturing.

TABLE 32-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD) (CONTINUED)

DC CHA	RACTERIST	ICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param. No.	Typical ⁽³⁾	Max.	Units		Conditions	;			
Operatir	ng Current (I	DD) ^(1,2) for	PIC32MX53	34/564/664/764 Family Device	es				
DC20c	6	9	mA	Code executing from Flash	-40ºC, +25ºC, +85ºC	_	4 MHz		
DC20d	7	10			+105⁰C				
DC20e	2			Code executing from SRAM					
DC21b	19	32	~^^	Code executing from Flash			25 MHz		
DC21c	14	_	mA	Code executing from SRAM		_	(Note 4)		
DC22b	31	50	~^^	Code executing from Flash			60 MHz		
DC22c	29	_	mA	Code executing from SRAM		_	(Note 4)		
DC23c	39	65	mA	Code executing from Flash	-40ºC, +25ºC, +85ºC	_	80 MHz		
DC23d	49	70			+105⁰C				
DC23e	39	_	1	Code executing from SRAM —					
DC25b	100	150	μA	—	+25°C	3.3V	LPRC (31 kHz) (Note 4)		

Note 1: A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, execution from Program Flash memory vs. SRAM, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.

- **2:** The test conditions for IDD measurements are as follows:
 - Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
 - OSC2/CLKO is configured as an I/O input pin
 - USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
 - CPU, program Flash, and SRAM data memory are operational, program Flash memory Wait states = 111, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
 - No peripheral modules are operating, (ON bit = 0)
 - WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
 - All I/O pins are configured as inputs and pulled to Vss
 - MCLR = VDD
 - CPU executing while(1) statement from Flash
 - RTCC and JTAG are disabled
- **3:** Data in "Typical" column is at 3.3V, 25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
- **4:** All parameters are characterized, but only those parameters listed for 4 MHz and 80 MHz are tested at 3.3V in manufacturing.

PIC32MX5XX/6XX/7XX

DC CHARACT	ERISTICS		Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-Temp						
Parameter No.	Typical ⁽²⁾	Max.	Units Conditions						
Idle Current (I	IDLE) ^(1,3) for P	PIC32MX575	/675/695/775	795 Family Devices					
DC30	4.5	6.5	mA	-40°C, +25°C, +85°C		4 MHz			
DC30b	5	7	mA	+105°C	—	4 MHZ			
DC31	13	15	mA	-40°C, +25°C, +85°C	—	25 MHz			
DC32	28	30	mA	-40°C, +25°C, +85°C	—	60 MHz			
DC33	36	42	mA	-40°C, +25°C, +85°C		80 MHz			
DC33b	39	45	mA	+105°C	—				
DC34		40		-40°C					
DC34a		75		+25°C	2.3V				
DC34b		800	μA	+85°C	2.3V				
DC34c		1000		+105°C					
DC35	35			-40°C					
DC35a	65			+25°C	3.3V	LPRC (31 kHz)			
DC35b	600	_	μΑ	+85°C	3.3V				
DC35c	800			+105°C					
DC36		43		-40°C					
DC36a		106		+25°C	2.01/				
DC36b		800	μA	+85°C	3.6V				
DC36c		1000		+105°C					

TABLE 32-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: The test conditions for IIDLE current measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Idle mode, program Flash memory Wait states = 111, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0)
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: This parameter is characterized, but not tested in manufacturing.
- **4:** All parameters are characterized, but only those parameters listed for 4 MHz and 80 MHz are tested at 3.3V in manufacturing.

TABLE 32-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE) (CONTINUED)

DC CHARACT	ERISTICS		(unless ot	•	2.3V to 3.6V Ā ≤ +85°C for Indus Ā ≤ +105°C for V-Te		
Parameter No.	Typical ⁽²⁾	Max.	Units		Conditions		
Idle Current (li	DLE) ⁽¹⁾ for PI	C32MX534/5	64/664/764 I	Family Devices			
DC30a	1.5	5		-40°C, +25°C, +85°C		4 MHz	
DC30c	3.5	6	mA	+105⁰C	—	4 10172	
DC31a	7	11		-40°C, +25°C, +85°C	—	25 MHz (Note 3)	
DC32a	13	20	mA	-40°C, +25°C, +85°C	—	60 MHz (Note 3)	
DC33a	17	25	mA	-40°C, +25°C, +85°C		80 MHz	
DC33c	20	27	IIIA	+105°C	—	00 1011 12	
DC34c		40		-40°C			
DC34d		75		+25°C	2.3V		
DC34e		800	μA	+85°C	2.3V		
DC34f		1000		+105°C			
DC35c	30			-40°C			
DC35d	55			+25°C	2.21/	LPRC (31 kHz)	
DC35e	230	_	μA	+85°C	3.3V	(Note 3)	
DC35f	800			+105°C			
DC36c		43		-40°C		1	
DC36d		106	.	+25°C	2.01/		
DC36e		800	μA	+85°C	3.6V		
DC36f		1000	1	+105°C			

Note 1: The test conditions for IIDLE current measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Idle mode, program Flash memory Wait states = 111, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0)
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}} = \text{VDD}$
- RTCC and JTAG are disabled
- 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: This parameter is characterized, but not tested in manufacturing.
- **4:** All parameters are characterized, but only those parameters listed for 4 MHz and 80 MHz are tested at 3.3V in manufacturing.

PIC32MX5XX/6XX/7XX

TABLE 32-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHA	RACTERIS	TICS	(unless	d Operatin otherwise ng temperat	stated) ure -4	itions: 2.3V to 3.6V $0^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $0^{\circ}C \le TA \le +105^{\circ}C$ for V-Temp			
Param. No.	Typical ⁽²⁾	Max.	Units		Conditions				
Power-D	Down Curre	nt (IPD) ⁽¹⁾ f	or PIC32	MX575/675/	/695/775	5/795 Family Devices			
DC40	10	40		-40°C					
DC40a	36	100		+25°C	2.3V	Ross Rower Down Current (Note 6)			
DC40b	400	720		+85°C	2.30	Base Power-Down Current (Note 6)			
DC40h	900	1800		+105°C					
DC40c	41	120		+25°C	3.3V	Base Power-Down Current			
DC40d	22	80	μΑ	-40°C					
DC40e	42	120		+25°C					
DC40g	315	400 (5)		+70°C	3.6V	Base Power-Down Current (Note 6)			
DC40f	410	800		+85°C					
DC40i	1000	2000		+105°C					
Module	Differential	Current fo	or PIC32N	IX575/675/	695/775/	795 Family Devices			
DC41	_	10			2.3V	Watchdog Timer Current: AIWDT (Notes 3,6)			
DC41a	5		μA	—	3.3V	Watchdog Timer Current: ∆IwDT (Note 3)			
DC41b	—	20			3.6V	Watchdog Timer Current: ΔIWDT (Note 3,6)			
DC42	—	40			2.3V	RTCC + Timer1 w/32 kHz Crystal: △IRTCC (Notes 3,6)			
DC42a	23		μA	—	3.3V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3)			
DC42b	—	50	1		3.6V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3,6)			
DC43	—	1300			2.5V	ADC: ΔIADC (Notes 3,4,6)			
DC43a	1100	_	μA	—	3.3V	ADC: Aladc (Notes 3,4)			
DC43b	—	1300	1		3.6V ADC: ΔΙΑDC (Notes 3,4,6)				

Note 1: The test conditions for IPD current measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Sleep mode, program Flash memory Wait states = 111, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0)
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}} = \text{VDD}$
- RTCC and JTAG are disabled
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- 5: Data is characterized at +70°C and not tested. Parameter is for design guidance only.
- 6: This parameter is characterized, but not tested in manufacturing.

DC CHA	RACTERIS	TICS	(unless	d Operatin otherwise ng temperat	stated) ure -4	itions: 2.3V to 3.6V $0^{\circ}C \le T_A \le +85^{\circ}C$ for Industrial $0^{\circ}C \le T_A \le +105^{\circ}C$ for V-Temp			
Param. No.	Typical ⁽²⁾	Max.	Units		Conditions				
Power-D	Oown Curre	nt (IPD) ⁽¹⁾ f	or PIC32	AX534/564/	/664/764	Family Devices			
DC40g	12	40		-40°C					
DC40h	20	120		+25°C	2.3V	Base Power-Down Current (Note 6)			
DC40i	210	600		+85°C	2.30	Base Power-Down Current (Note 6)			
DC40o	400	1000		+105°C					
DC40j	20	120		+25°C	3.3V	Base Power-Down Current			
DC40k	15	80	μΑ	-40°C					
DC40I	20	120		+25°C					
DC40m	113	350 (5)		+70°C	3.6V	Base Power-Down Current			
DC40n	220	650		+85°C					
DC40p	500	1000		+105°C					
Module	Differential	Current fo	or PIC32N	IX534/564/0	664/764	Family Devices			
DC41c	_	10			2.5V	Watchdog Timer Current: AIWDT (Notes 3,6)			
DC41d	5	—	μA	—	3.3V	Watchdog Timer Current: AIWDT (Note 3)			
DC41e	_	20			3.6V	Watchdog Timer Current: AIWDT (Note 3)			
DC42c	—	40			2.5V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Notes 3,6)			
DC42d	23	_	μA	—	3.3V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3)			
DC42e	—	50			3.6V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3)			
DC43c	—	1300			2.5V	ADC: ΔIADC (Notes 3,4,6)			
DC43d	1100	_	μA	—	3.3V	ADC: Aladc (Notes 3,4)			
DC43e	_	1300			3.6V	ADC: ΔIADC (Notes 3,4)			

TABLE 32-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

Note 1: The test conditions for IPD current measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Sleep mode, program Flash memory Wait states = 111, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0)
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- 5: Data is characterized at +70°C and not tested. Parameter is for design guidance only.
- 6: This parameter is characterized, but not tested in manufacturing.

DC CHA	RACTER	ISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions		
	VIL	Input Low Voltage							
DI10		I/O Pins:							
		with TTL Buffer	Vss	—	0.15 Vdd	V			
		with Schmitt Trigger Buffer	Vss	—	0.2 Vdd	V			
DI15		MCLR ⁽²⁾	Vss	—	0.2 Vdd	V			
DI16		OSC1 (XT mode)	Vss	—	0.2 Vdd	V	(Note 4)		
DI17		OSC1 (HS mode)	Vss	—	0.2 Vdd	V	(Note 4)		
DI18		SDAx, SCLx	Vss	_	0.3 Vdd	V	SMBus disabled (Note 4)		
DI19		SDAx, SCLx	Vss	—	0.8	V	SMBus enabled (Note 4)		
	Vih	Input High Voltage							
DI20		I/O Pins not 5V-tolerant ⁽⁵⁾	0.65 VDD	—	Vdd	V	(Note 4,6)		
		I/O Pins 5V-tolerant with PMP ⁽⁵⁾	0.25 VDD + 0.8V	_	5.5	V	(Note 4,6)		
		I/O Pins 5V-tolerant ⁽⁵⁾	0.65 Vdd	_	5.5	V			
DI28		SDAx, SCLx	0.65 Vdd	—	5.5	V	SMBus disabled (Note 4,6)		
DI29		SDAx, SCLx	2.1	_	5.5	V	SMBus enabled, 2.3V ≤ VPIN ≤ 5.5 (Note 4,6)		
DI30	ICNPU	Change Notification Pull-up Current	—	—	-50	μA	VDD = 3.3V, VPIN = VSS (Note 3,6)		
DI31	ICNPD	Change Notification Pull-down Current ⁽⁴⁾	—	50	—	μA	VDD = 3.3V, VPIN = VDD		

TABLE 32-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: This parameter is characterized, but not tested in manufacturing.
- 5: See the "Device Pin Tables" section for the 5V-tolerant pins.
- 6: The VIH specification is only in relation to externally applied inputs and not with respect to the user-selectable pull-ups. Externally applied high impedance or open drain input signals utilizing the PIC32 internal pullups are guaranteed to be recognized as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the maximum value of ICNPU.
- 7: VIL source < (VSS 0.3). Characterized but not tested.
- **8:** VIH source > (VDD + 0.3) for non-5V tolerant pins only.
- **9:** Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
- **10:** Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD + 0.3) or VIL source < (Vss 0.3)).
- 11: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 7, IICL = (((Vss 0.3) VIL source) / Rs). If Note 8, IICH = ((IICH source (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss 0.3) ≤ VSOURCE ≤ (VDD + 0.3), injection current = 0.
| DC CHA | RACTER | ISTICS | Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-Temp | | | | | | |
|---------------|--------|---|--|------------------------|--------------------------|----------|---|--|--|
| Param.
No. | Symbol | Characteristics | Min. | Typical ⁽¹⁾ | Max. | Units | Conditions | | |
| DI50 | lil | Input Leakage Current ⁽³⁾
I/O Ports | _ | _ | <u>+</u> 1 | μA | Vss ≤ VPIN ≤ VDD,
Pin at high-impedance | | |
| DI51 | | Analog Input Pins | — | — | <u>+</u> 1 | μΑ | VSS \leq VPIN \leq VDD,
Pin at high-impedance | | |
| DI55
DI56 | | MCLR ⁽²⁾
OSC1 | | _ | <u>+</u> 1
<u>+</u> 1 | μΑ
μΑ | $\label{eq:VSS} \begin{split} &VSS \leq VPIN \leq VDD \\ &VSS \leq VPIN \leq VDD, \\ &XT \text{ and }HS \text{ modes} \end{split}$ | | |
| DI60a | licl | Input Low Injection
Current | 0 | _ | ₋₅ (7,10) | mA | This parameter applies
to all pins, with the
exception of RB10.
Maximum IICH current
for this exception is
0 mA. | | |
| DI60b | ІІСН | Input High Injection
Current | 0 | _ | +5 ^(8,9,10) | mA | This parameter applies
to all pins, with the
exception of all 5V toler-
ant pins, SOSCI, and
RB10. Maximum IICH
current for these
exceptions is 0 mA. | | |
| DI60c | ∑lict | Total Input Injection
Current (sum of all I/O
and control pins) | -20 ⁽¹¹⁾ | | +20 ⁽¹¹⁾ | mA | Absolute instantaneous
sum of all \pm input
injection currents from
all I/O pins
(IICL + IICH) $\leq \sum$ IICT | | |

TABLE 32-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as current sourced by the pin.
- 4: This parameter is characterized, but not tested in manufacturing.
- 5: See the "Device Pin Tables" section for the 5V-tolerant pins.
- 6: The VIH specification is only in relation to externally applied inputs and not with respect to the user-selectable pull-ups. Externally applied high impedance or open drain input signals utilizing the PIC32 internal pullups are guaranteed to be recognized as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the maximum value of ICNPU.
- 7: VIL source < (VSS 0.3). Characterized but not tested.
- 8: VIH source > (VDD + 0.3) for non-5V tolerant pins only.
- **9:** Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
- **10:** Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD + 0.3) or VIL source < (VSS 0.3)).
- 11: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 7, IICL = (((Vss 0.3) VIL source) / Rs). If Note 8, IICH = ((IICH source (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss 0.3) ≤ VSOURCE ≤ (VDD + 0.3), injection current = 0.

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp					
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
DO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - All I/O output pins not defined as 8x Sink Driver pins	_	_	0.4	V	$\text{IOL} \leq 10 \text{ mA}, \text{ VDD} = 3.3 \text{V}$	
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - RC15	_	_	0.4	V	$\text{IOL} \leq 15 \text{ mA}, \text{ VDD} = 3.3 \text{V}$	
DO20 Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - All I/O output pins not defined as 8x Source Driver pins	2.4	_	_	V	Іон ≥ -10 mA, Vdd = 3.3V		
		Output High Voltage I/O Pins: 8x Source Driver Pins - RC15	2.4	_	_	V	Ioh \geq -15 mA, Vdd = 3.3V	
		Output High Voltage	1.5 ⁽¹⁾	—	—		IOH \ge -14 mA, VDD = 3.3V	
		4x Source Driver Pins - All I/O	2.0 ⁽¹⁾	—	—	V	IOH \ge -12 mA, VDD = 3.3V	
DO20A	\/∩µ1	output pins not defined as 8x Sink Driver pins	3.0 ⁽¹⁾	_	_		IOH \geq -7 mA, VDD = 3.3V	
DOZUA	VUITI	Output High Voltage	1.5 ⁽¹⁾	—	—		IOH \ge -22 mA, VDD = 3.3V	
		8x Source Driver Pins - RC15	2.0 ⁽¹⁾	—	—	V	IOH \ge -18 mA, VDD = 3.3V	
			3.0 ⁽¹⁾] [IOH \geq -10 mA, VDD = 3.3V	

TABLE 32-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

2: This driver pin only applies to devices with less than 64 pins.

3: This driver pin only applies to devices with 64 pins.

TABLE 32-10: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-Temp} \end{array}$					
Param. No.	Symbol	Characteristics	Min. ⁽¹⁾ Typical Max. Units Cond				Conditions	
BO10	VBOR	BOR Event on VDD transition high-to-low (Note 2)	2.0		2.3	V	—	

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN.

DC CHARACTERISTICS			(unles	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-Temp} \end{array}$						
Param. No.	Symbol	Characteristics	Min.	Typ. ⁽¹⁾	Max.	Conditions				
D130	Ер	Cell Endurance	1000	_	_	E/W	_			
D130a	Eр	Cell Endurance	20,000	—	_	E/W	See Note 5			
D131	Vpr	VDD for Read	2.3	—	3.6	V	_			
D132	Vpew	VDD for Erase or Write	3.0	—	3.6	V	_			
D132a	Vpew	VDD for Erase or Write	2.3	—	3.6	V	See Note 5			
D134	Tretd	Characteristic Retention	20	_	_	Year	Provided no other specifications are violated			
D135	IDDP	Supply Current during Programming	—	10	_	mA	_			
D138	Tww	Word Write Cycle Time ⁽⁴⁾	_	411		FRC Cycles	_			
D136	Trw	Row Write Cycle Time ^(2,4)	_	26067		FRC Cycles	—			
D137	TPE	Page Erase Cycle Time ⁽⁴⁾	—	201060		FRC Cycles				
D139	TCE	Chip Erase Cycle Time ⁽⁴⁾	_	804652		FRC Cycles	—			

TABLE 32-11: DC CHARACTERISTICS: PROGRAM MEMORY⁽³⁾

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The minimum SYSCLK for row programming is 4 MHz. Care should be taken to minimize bus activities during row programming, such as suspending any memory-to-memory DMA operations. If heavy bus loads are expected, selecting Bus Matrix Arbitration mode 2 (rotating priority) may be necessary. The default Arbitration mode is mode 1 (CPU has lowest priority).

- **3:** Refer to *"PIC32 Flash Programming Specification"* (DS60001145) for operating conditions during programming and erase cycles.
- 4: This parameter depends on the FRC accuracy (see Table 32-19) and the FRC tuning values (see Register 8-2).
- 5: This parameter only applies to PIC32MX534/564/664/764 devices.

TABLE 32-12: PROGRAM FLASH MEMORY WAIT STATE CHARACTERISTICS

DC CHARACTERISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-Temp} \end{array}$						
Required Flash Wait States	SYSCLK	Units	Comments				
0 Wait State	0 to 30	MHz	—				
1 Wait State	31 to 60						
2 Wait States	61 to 80						

TABLE 32-13: COMPARATOR SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 3): 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-Temp} \end{array}$				
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Comments
D300	VIOFF	Input Offset Voltage	—	±7.5	±25	mV	Avdd = Vdd, Avss = Vss
D301	VICM	Input Common Mode Voltage	0	_	Vdd	V	Avdd = Vdd, Avss = Vss (Note 2)
D302	CMRR	Common Mode Rejection Ratio	55	—	_	dB	Max VICM = (VDD - 1)V (Note 2)
D303	TRESP	Response Time	—	150	400	ns	AVDD = VDD, AVss = Vss (Notes 1, 2)
D304	ON2ov	Comparator Enabled to Output Valid	—	—	10	μs	Comparator module is configured before setting the comparator ON bit (Note 2)
D305	IVREF	Internal Voltage Reference	0.57	0.6	0.63	V	For devices without BGSEL<1:0>
			1.14	1.2	1.26	V	BGSEL<1:0> = 00
			0.57	0.6	0.63	V	BGSEL<1:0> = 01

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

2: These parameters are characterized but not tested.

TABLE 32-14: VOLTAGE REFERENCE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-Temp} \end{array}$						
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Comments		
D312	TSET	Internal 4-bit DAC Comparator Reference Settling time.	_	_	10	μs	See Note 1		
D313	DACREFH	CVREF Input Voltage	AVss	_	AVdd	V	CVRSRC with CVRSS = 0		
		Reference Range	VREF-	_	VREF+	V	CVRSRC with CVRSS = 1		
D314	DVref	CVREF Programmable Output Range	0	—	0.625 x DACREFH	V	0 to 0.625 DACREFH with DACREFH/24 step size		
			0.25 x DACREFH	—	0.719 x DACREFH	V	0.25 x DACREFH to 0.719 DACREFH with DACREFH/32 step size		
D315	DACRES	Resolution	—	_	DACREFH/ 24		CVRCON <cvrr> = 1</cvrr>		
			—	—	DACREFH/ 32		CVRCON <cvrr> = 0</cvrr>		
D316	DACACC	Absolute Accuracy ⁽²⁾	—	_	1/4	LSB	DACREFH/24, CVRCON <cvrr> = 1</cvrr>		
			—	_	1/2	LSB	DACREFH/32, CVRCON <cvrr> = 0</cvrr>		

Note 1: Settling time measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'. This parameter is characterized, but not tested in manufacturing.

2: These parameters are characterized but not tested.

TABLE 32-15: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param. No.	Symbol	Characteristics	Min. Typical Max. Units Comm			Comments		
D321	Cefc	External Filter Capacitor Value	8	10	—	μF	Capacitor must be low series resistance (1 ohm)	
D322	TPWRT	Power-up Timer Period	_	64	_	ms	—	

32.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MX5XX/6XX/7XX AC characteristics and timing parameters.

FIGURE 32-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 32-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-Temp} \end{array}$						
Param. No.	Symbol	Characteristics	Min. Typical ⁽¹⁾ Max. Units Conditions						
DO50	Cosco	OSC2 pin		_	15	pF	In XT and HS modes when an external crystal is used to drive OSC1		
DO56	Сю	All I/O pins and OSC2	— — 50 pF In EC mode						
DO58	Св	SCLx, SDAx		—	400	pF	In I ² C mode		

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 32-2: EXTERNAL CLOCK TIMING



AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-Temp						
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions		
OS10	Fosc	External CLKI Frequency (External clocks only allowed in EC and ECPLL modes)	DC 4		50 50	MHz MHz	EC (Note 4) ECPLL (Note 3)		
OS11		Oscillator Crystal Frequency	3	—	10	MHz	XT (Note 4)		
OS12			4	—	10	MHz	XTPLL (Notes 3,4)		
OS13			10	—	25	MHz	HS (Note 4)		
OS14			10	—	25	MHz	HSPLL (Notes 3,4)		
OS15			32	32.768	100	kHz	Sosc (Note 4)		
OS20	Tosc	Tosc = 1/Fosc = Tcy ⁽²⁾	_	_	_	—	See parameter OS10 for Fosc value		
OS30	TosL, TosH	External Clock In (OSC1) High or Low Time	0.45 x Tosc	—	_	ns	EC (Note 4)		
OS31	TosR, TosF	External Clock In (OSC1) Rise or Fall Time	_	—	0.05 x Tosc	ns	EC (Note 4)		
OS40	Tost	Oscillator Start-up Timer Period (Only applies to HS, HSPLL, XT, XTPLL and Sosc Clock Oscillator modes)	_	1024	_	Tosc	(Note 4)		
OS41	TFSCM	Primary Clock Fail Safe Time-out Period	—	2	—	ms	(Note 4)		
OS42	Gм	External Oscillator Transconductance (Primary Oscillator only)	_	12	_	mA/V	VDD = 3.3V, TA = +25°C (Note 4)		

TABLE 32-17: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are characterized but are not tested.

2: Instruction cycle period (TCY) equals the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin.

3: PLL input requirements: 4 MHz ≤ FPLLIN ≤ 5 MHz (use PLL prescaler to reduce Fosc). This parameter is characterized, but is only tested at 10 MHz at manufacturing.

4: This parameter is characterized, but not tested in manufacturing.

TABLE 32-18: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.3V TO 3.6V)

AC CHARACTERISTICS			(unless ot	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-Temp} \end{array}$						
Param. No.	Symbol	Characteristi	ics ⁽¹⁾	Min.	Typical	Max.	Units	Conditions		
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range		3.92	_	5	MHz	ECPLL, HSPLL, XTPLL, FRCPLL modes		
OS51	Fsys	On-Chip VCO System Frequency		60	_	120	MHz	_		
OS52	TLOCK	PLL Start-up Time (L	Start-up Time (Lock Time)		_	2	ms	—		
OS53	DCLK	CLKO Stability ⁽²⁾ (Period Jitter or Cun	bility ⁽²⁾			+0.25	%	Measured over 100 ms period		

Note 1: These parameters are characterized, but not tested in manufacturing.

2: This jitter specification is based on clock-cycle by clock-cycle measurements. To get the effective jitter for individual time-bases on communication clocks, use the following formula:

$$EffectiveJitter = \frac{D_{CLK}}{\sqrt{\frac{SYSCLK}{CommunicationClock}}}$$

For example, if SYSCLK = 80 MHz and SPI bit rate = 20 MHz, the effective jitter is as follows:

$$EffectiveJitter = \frac{D_{CLK}}{\sqrt{\frac{80}{20}}} = \frac{D_{CLK}}{2}$$

TABLE 32-19: INTERNAL FRC ACCURACY

АС СНА	RACTERISTICS	Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-Temp								
Param. No.	Characteristics	Min.	Typical	Max.	Units	Conditions				
Internal	FRC Accuracy @ 8.00 MH	z ⁽¹⁾ for F	PIC32MX5	575/675/6	95/775/7	95 Family Devices				
F20a	FRC	-2	—	+2	%	—				
Internal	Internal FRC Accuracy @ 8.00 MHz ⁽¹⁾ for PIC32MX534/564/664/764 Family Devices									
F20b	FRC	-0.9	—	+0.9	%	—				

Note 1: Frequency calibrated at 25°C and 3.3V. The TUN bits can be used to compensate for temperature drift.

TABLE 32-20: INTERNAL RC ACCURACY

AC CHA	RACTERISTICS	(unless	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-Temp} \end{array}$							
Param. No.	Characteristics	Min.	Typical	Max.	Units	Conditions				
LPRC @	^② 31.25 kHz ⁽¹⁾									
F21	LPRC	-15	_	+15	%	—				

Note 1: Change of LPRC frequency as VDD changes.

FIGURE 32-3: I/O TIMING CHARACTERISTICS



TABLE 32-21: I/O TIMING REQUIREMENTS

AC CHAI	RACTERIS	STICS	(unless other	Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-Temp					
Param. No.SymbolCharacteristics(2)Min.Typical(1)Max.UnitsContracteristics(2)						Conditions			
DO31	TIOR	Port Output Rise Tir	ne	—	5	15	ns	Vdd < 2.5V	
				_	5	10	ns	VDD > 2.5V	
DO32	TIOF	Port Output Fall Tim	e	—	5	15	ns	Vdd < 2.5V	
					5	10	ns	VDD > 2.5V	
DI35	TINP	INTx Pin High or Lo	w Time	10	—	_	ns	—	
DI40	TRBP CNx High or Low Time (input)			2	—	—	TSYSCLK	—	

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: This parameter is characterized, but not tested in manufacturing.

FIGURE 32-4: POWER-ON RESET TIMING CHARACTERISTICS





TABLE 32-22: RESETS TIMING

АС СНА	RACTERI	STICS	Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-Temp						
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions		
SY00	Τρυ	Power-up Period Internal Voltage Regulator Enabled		400	600	μS	-40°C to +85°C		
SY02	TSYSDLY	System Delay Period: Time Required to Reload Device Configuration Fuses plus SYSCLK Delay before First instruction is Fetched.		1 μs + 8 SYSCLK cycles		_	-40°C to +85°C		
SY20	TMCLR	MCLR Pulse Width (low)	_	2		μS	-40°C to +85°C		
SY30	TBOR	BOR Pulse Width (low)		1		μS	-40°C to +85°C		

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Characterized by design but not tested.

FIGURE 32-6: TIMER1, 2, 3, 4, 5 EXTERNAL CLOCK TIMING CHARACTERISTICS



TABLE 32-23: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

AC CHA	ARACTERIS	TICS		(unl	•	ions: 2.3 °C ≤ Ta ≤ °C ≤ Ta ≤	+85°C	for Ind	
Param. No.	Symbol	Charac	teristics ⁽²⁾		Min.	Typical	Max.	Units	Conditions
TA10	T⊤xH	TxCK High Time	Synchrono with presca		[(12.5 ns or 1 TPB)/N] + 25 ns		_	ns	Must also meet parameter TA15
			Asynchron with presca		10	_	_	ns	_
TA11	T⊤xL	TxCK Low Time	Synchrono with presca		[(12.5 ns or 1 Трв)/N] + 25 ns	_	_	ns	Must also meet parameter TA15
			Asynchron with presca		10	_	_	ns	_
TA15	ΤτχΡ	TxCK Input Period	Synchrono with presca		[(Greater of 25 ns or 2 TPB)/N] + 30 ns		_	ns	VDD > 2.7V
					[(Greater of 25 ns or 2 TPB)/N] + 50 ns	_	_	ns	Vdd < 2.7V
			Asynchron with presca		20	—	_	ns	VDD > 2.7V (Note 3)
					50		_	ns	VDD < 2.7V (Note 3)
OS60	FT1	SOSC1/T1C Input Freque (oscillator en TCS bit (T1C	ncy Range abled by set		32	—	100	kHz	_
TA20	TCKEXTMRL	Delay from E Clock Edge t Increment		ĸ	_	—	1	Трв	—

Note 1: Timer1 is a Type A.

2: This parameter is characterized, but not tested in manufacturing.

3: N = Prescale Value (1, 8, 64, 256).

TABLE 32-24: TIMER2, 3, 4, 5 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CH					Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-Temp						
Param. No.	Symbol	Chai	racteristic	s ⁽¹⁾	Min.	Max.	Units	Condit	ions		
TB10	ТтхН	TxCK High Time	Synchrono prescaler	ous, with	[(12.5 ns or 1 TPB)/N] + 25 ns	—	ns	Must also meet parameter TB15	value (1, 2, 4, 8,		
TB11	ΤτxL	TxCK Low Time	Synchrono prescaler	ous, with	[(12.5 ns or 1 ТРВ)/N] + 25 ns		ns	Must also meet parameter TB15	16, 32, 64, 256)		
TB15	ΤτχΡ	TxCK Input	Synchrono prescaler	ous, with	[(Greater of [(25 ns or 2 Трв)/N] + 30 ns	_	ns	VDD > 2.7V			
		Period			[(Greater of [(25 ns or 2 Трв)/N] + 50 ns	—	ns	VDD < 2.7V			
TB20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increme			_	1	Трв				

FIGURE 32-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS



TABLE 32-25: INPUT CAPTURE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICSStandard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-Temp								
Param. No.	Symbol	Charac	cteristics ⁽¹⁾	Min.	Max.	Units	Con	ditions
IC10	TccL	ICx Input	t Low Time	[(12.5 ns or 1 ТРВ)/N] + 25 ns	-	ns	Must also meet parameter IC15.	N = prescale value (1, 4, 16)
IC11	ТссН	ICx Input	t High Time	[(12.5 ns or 1 ТРВ)/N] + 25 ns		ns	Must also meet parameter IC15.	
IC15	TCCP	ICx Input	t Period	[(25 ns or 2 Трв)/N] + 50 ns	—	ns	—	

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 32-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS



TABLE 32-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-Temp} \end{array}$						
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical ⁽²⁾ Max. Units Condition				Conditions			
OC10	TCCF	OCx Output Fall Time	—		_	ns	See parameter DO32			
OC11	TCCR	OCx Output Rise Time	— — ns See paramete							

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.





TABLE 32-27: SIMPLE OCx/PWM MODE TIMING REQUIREMENTS

AC CHAF	RACTERIST	rics	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristics ⁽¹⁾	Min	Typical ⁽²⁾	Max	Units	Conditions	
OC15	Tfd	Fault Input to PWM I/O Change	—	—	50	ns	—	
OC20	TFLT	Fault Input Pulse Width	50	—		ns	—	

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.



FIGURE 32-10: SPIX MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 32-28: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

АС СНА	RACTERIST	TICS	(unless	d Operating otherwise s g temperatu	stated) are -40	0°C ≤ TA	2 .3V to 3.6V ≤ +85°C for Industrial ≤ +105°C for V-Temp
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions
SP10	TscL	SCKx Output Low Time ⁽³⁾	Tsck/2	—	_	ns	—
SP11	TscH	SCKx Output High Time ⁽³⁾	Tsck/2	_		ns	—
SP20	TscF	SCKx Output Fall Time ⁽⁴⁾	_	_		ns	See parameter DO32
SP21	TscR	SCKx Output Rise Time ⁽⁴⁾	—	_	_	ns	See parameter DO31
SP30	TDOF	SDOx Data Output Fall Time ⁽⁴⁾	—	_	_	ns	See parameter DO32
SP31	TDOR	SDOx Data Output Rise Time ⁽⁴⁾	—	—		ns	See parameter DO31
SP35	TscH2doV,	SDOx Data Output Valid after	—	—	15	ns	VDD > 2.7V
	TscL2doV	SCKx Edge	_	—	20	ns	Vdd < 2.7V
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	10	—	_	ns	_
SP41	TSCH2DIL, TSCL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	—	—	ns	—

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.



TABLE 32-29: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

АС СНА		rics	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-Temp} \end{array}$						
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions		
SP10	TscL	SCKx Output Low Time ⁽³⁾	Tsck/2	—	_	ns			
SP11	TscH	SCKx Output High Time ⁽³⁾	Tsck/2	—		ns	—		
SP20	TscF	SCKx Output Fall Time ⁽⁴⁾	—	—	_	ns	See parameter DO32		
SP21	TscR	SCKx Output Rise Time ⁽⁴⁾	_	—		ns	See parameter DO31		
SP30	TDOF	SDOx Data Output Fall Time ⁽⁴⁾	—	—		ns	See parameter DO32		
SP31	TDOR	SDOx Data Output Rise Time ⁽⁴⁾	—	—	_	ns	See parameter DO31		
SP35	TscH2doV,	SDOx Data Output Valid after		—	15	ns	VDD > 2.7V		
	TscL2doV	SCKx Edge		_	20	ns	VDD < 2.7V		
SP36	TDOV2SC, TDOV2SCL	SDOx Data Output Setup to First SCKx Edge	15	_		ns	—		
SP40	TDIV2scH,	Setup Time of SDIx Data Input to	15	—	_	ns	VDD > 2.7V		
	TDIV2SCL	SCKx Edge	20	—	_	ns	Vdd < 2.7V		
SP41	TscH2DIL,	Hold Time of SDIx Data Input	15	—	_	ns	VDD > 2.7V		
	TscL2DIL	to SCKx Edge	20	_		ns	VDD < 2.7V		

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- **3:** The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.



FIGURE 32-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 32-30: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

АС СНА	ARACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industria} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-Tem} \end{array}$						
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions		
SP70	TscL	SCKx Input Low Time ⁽³⁾	Tsck/2	—		ns	—		
SP71	TscH	SCKx Input High Time ⁽³⁾	TSCK/2	_		ns	—		
SP72	TscF	SCKx Input Fall Time	—			ns	See parameter DO32		
SP73	TscR	SCKx Input Rise Time	—		_	ns	See parameter DO31		
SP30	TDOF	SDOx Data Output Fall Time ⁽⁴⁾	—	—	_	ns	See parameter DO32		
SP31	TDOR	SDOx Data Output Rise Time ⁽⁴⁾	—	—	_	ns	See parameter DO31		
SP35	TscH2doV,	SDOx Data Output Valid after	_	_	15	ns	VDD > 2.7V		
	TscL2doV	SCKx Edge	—		20	ns	VDD < 2.7V		
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	10			ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	10			ns	—		
SP50	TssL2scH, TssL2scL	$\overline{\text{SSx}}\downarrow$ to SCKx \uparrow or SCKx Input	175			ns	—		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽³⁾	5		25	ns	—		
SP52	TscL2ssH	SSx after SCKx Edge	Тѕск + 20	—		ns	—		

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 40 ns.

4: Assumes 50 pF load on all SPIx pins.



Note: Refer to Figure 32-1 for load conditions.

SP41

SP40

TABLE 32-31: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHA		TICS	(unless o	d Operating otherwise st g temperatur	t ated) e -40°	°C ≤ TA ≤	3V to 3.6V ≤ +85°C for Industrial ≤ +105°C for V-Temp
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions
SP70	TscL	SCKx Input Low Time ⁽³⁾	Tsck/2	_	_	ns	—
SP71	TscH	SCKx Input High Time ⁽³⁾	Tsck/2	_	_	ns	—
SP72	TscF	SCKx Input Fall Time	_	5	10	ns	—
SP73	TscR	SCKx Input Rise Time	_	5	10	ns	—
SP30	TDOF	SDOx Data Output Fall Time ⁽⁴⁾	—	—	_	ns	See parameter DO32
SP31	TDOR	SDOx Data Output Rise Time ⁽⁴⁾		—	—	ns	See parameter DO31
SP35	TscH2doV,	SDOx Data Output Valid after		—	20	ns	VDD > 2.7V
	TscL2doV	SCKx Edge	_	—	30	ns	VDD < 2.7V
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	10	—	—	ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	10	—	—	ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input	175	—	—	ns	—

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 3: The minimum clock period for SCKx is 40 ns.
- 4: Assumes 50 pF load on all SPIx pins.

TABLE 32-31: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS (CONTINUED)

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	5	_	25	ns	_	
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	Тscк + 20	—	_	ns	_	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	25	ns	—	

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 40 ns.

4: Assumes 50 pF load on all SPIx pins.







TABLE 32-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

АС СНА	RACTERIS	STICS		Standard Operatin (unless otherwise Operating temperat	stated) ure -40)°C ≤ Ta ≤	to 3.6V +85°C for Industrial +105°C for V-Temp	
Param. No.	Symbol	Charact	eristics	Min. ⁽¹⁾	Max.	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode TPB * (BRG + 2)		—	μS	_	
			400 kHz mode	Трв * (BRG + 2)	_	μS	_	
			1 MHz mode ⁽²⁾	Tpb * (BRG + 2)	—	μS	_	
IM11	THI:SCL	Clock High Time	100 kHz mode	Трв * (BRG + 2)	—	μS	_	
			400 kHz mode	Tpb * (BRG + 2)	—	μS	_	
			1 MHz mode ⁽²⁾	Трв * (BRG + 2)	_	μS	_	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	—	100	ns		
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	_	300	ns		
IM25	TSU:DAT	Data Input	100 kHz mode	250	—	ns	_	
		Setup Time	400 kHz mode	100	_	ns		
			1 MHz mode ⁽²⁾	100	_	ns		
IM26	THD:DAT	Data Input	100 kHz mode	0	_	μS	_	
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽²⁾	0	0.3	μS		
IM30	TSU:STA	Start Condition	100 kHz mode	Трв * (BRG + 2)	—	ns	Only relevant for	
		Setup Time	400 kHz mode	Трв * (BRG + 2)	_	ns	Repeated Start	
			1 MHz mode ⁽²⁾	Трв * (BRG + 2)	_	ns	condition	
IM31	THD:STA	Start Condition	100 kHz mode	Трв * (BRG + 2)	—	ns	After this period, the	
		Hold Time	400 kHz mode	Трв * (BRG + 2)	_	ns	first clock pulse is	
			1 MHz mode ⁽²⁾	Трв * (BRG + 2)	_	ns	generated	
IM33	Τςυ:ςτο	Stop Condition	100 kHz mode	Трв * (BRG + 2)	_	ns	_	
		Setup Time	400 kHz mode	Трв * (BRG + 2)	_	ns		
			1 MHz mode ⁽²⁾	Трв * (BRG + 2)	_	ns		
IM34	THD:STO	Stop Condition	100 kHz mode	Трв * (BRG + 2)	_	ns	_	
		Hold Time	400 kHz mode	Трв * (BRG + 2)	—	ns		
			1 MHz mode ⁽²⁾	Трв * (BRG + 2)	_	ns		
IM40	TAA:SCL	Output Valid from	100 kHz mode	_	3500	ns	_	
		Clock	400 kHz mode		1000	ns	_	
			1 MHz mode ⁽²⁾	_	350	ns	_	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	The amount of time the	
			400 kHz mode	1.3	<u> </u>	μS	bus must be free before	
			1 MHz mode ⁽²⁾	0.5	<u> </u>	μS	a new	
IMEO	CD	Rue Conscitive La	ading		400		transmission can start	
IM50	Св	Bus Capacitive Lo	-	-	400	pF	—	
IM51	TPGD	Pulse Gobbler Del	-	52	312	ns	_	

Note 1: BRG is the value of the I²C Baud Rate Generator.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (only for 1 MHz mode).

3: The typical value for this parameter is 104 ns.







TABLE 32-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

AC CHA	RACTERIS	STICS		Standard Op (unless othe Operating ter	erwise s	tated) re -40°	ons: 2.3V to 3.6V $C \le TA \le +85^{\circ}C$ for Industrial $C \le TA \le +105^{\circ}C$ for V-Temp
Param. No.	Symbol	Charact	eristics	Min.	Max.	Units	Conditions
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μS	PBCLK must operate at a minimum of 800 kHz
			400 kHz mode	1.3	—	μS	PBCLK must operate at a minimum of 3.2 MHz
			1 MHz mode ⁽¹⁾	0.5	—	μs	—
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	PBCLK must operate at a minimum of 800 kHz
			400 kHz mode	0.6	—	μS	PBCLK must operate at a minimum of 3.2 MHz
			1 MHz mode ⁽¹⁾	0.5	—	μs	—
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	—	100	ns	
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	—	300	ns	
IS25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	_
		Setup Time	400 kHz mode	100	_	ns	
			1 MHz mode ⁽¹⁾	100	_	ns	
IS26	THD:DAT	Data Input	100 kHz mode	0	_	ns	_
		Hold Time	400 kHz mode	0	0.9	μs	
			1 MHz mode ⁽¹⁾	0	0.3	μs	
IS30	TSU:STA	Start Condition	100 kHz mode	4700	_	ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600	_	ns	Start condition
			1 MHz mode ⁽¹⁾	250	—	ns	
IS31	THD:STA	Start Condition	100 kHz mode	4000	—	ns	After this period, the first
		Hold Time	400 kHz mode	600	—	ns	clock pulse is generated
			1 MHz mode ⁽¹⁾	250	—	ns	
IS33	Tsu:sto	Stop Condition	100 kHz mode	4000	—	ns	—
		Setup Time	400 kHz mode	600	—	ns	
			1 MHz mode ⁽¹⁾	600	—	ns	
IS34	THD:STO	Stop Condition	100 kHz mode	4000	_	ns	
		Hold Time	400 kHz mode	600	—	ns]
			1 MHz mode ⁽¹⁾	250	1	ns]
IS40	TAA:SCL	Output Valid from	100 kHz mode	0	3500	ns	—
		Clock	400 kHz mode	0	1000	ns	
			1 MHz mode ⁽¹⁾	0	350	ns	
IS45	Tbf:sda	Bus Free Time	100 kHz mode	4.7	—	μs	The amount of time the bus
			400 kHz mode	1.3	—	μS	must be free before a new
			1 MHz mode ⁽¹⁾	0.5	—	μs	transmission can start
IS50	Св	Bus Capacitive Lo	ading	—	400	pF	_
	·	n pin capacitance =	10 E (11 100			· · · ·	

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (only for 1 MHz mode).



TABLE 32-34: CAN MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-Temp} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Un				Conditions		
CA10	TioF	Port Output Fall Time	_	—	_	ns	See parameter DO32		
CA11	TioR	Port Output Rise Time	_	—	_	ns	See parameter DO31		
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	700	_		ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 32-35: ETHERNET MODULE SPECIFICATIONS

AC CHA	RACTERISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param. No.	Characteristic	Min.	Typical	Max.	Units	Conditions		
MIIM Tin	ning Requirements					•		
ET1	MDC Duty Cycle	40	—	60	%	—		
ET2	MDC Period	400	—	_	ns	—		
ET3	MDIO Output Setup and Hold	10	—	10	ns	See Figure 32-19		
ET4	MDIO Input Setup and Hold	0	—	300	ns	See Figure 32-20		
MII Timi	ng Requirements							
ET5	TX Clock Frequency	—	25	—	MHz	—		
ET6	TX Clock Duty Cycle	35	—	65	%	—		
ET7	ETXDx, ETEN, ETXERR Output Delay	0	—	25	ns	See Figure 32-21		
ET8	RX Clock Frequency	—	25		MHz	—		
ET9	RX Clock Duty Cycle	35	—	65	%	—		
ET10	ERXDx, ERXDV, ERXERR Setup and Hold	10	—	30	ns	See Figure 32-22		
RMII Tin	ning Requirements				•	•		
ET11	Reference Clock Frequency	—	50		MHz	—		
ET12	Reference Clock Duty Cycle	35	—	65	%	—		
ET13	ETXDx, ETEN, Setup and Hold	2	—	4	ns	—		
ET14	ERXDx, ERXDV, ERXERR Setup and Hold	2		4	ns	—		

Note 1: The Ethernet module is functional at VBORMIN < VDD < 2.9V, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

FIGURE 32-19: MDIO SOURCED BY THE PIC32 DEVICE



FIGURE 32-20: MDIO SOURCED BY THE PHY



FIGURE 32-21: TRANSMIT SIGNAL TIMING RELATIONSHIPS AT THE MII







TABLE 32-36: ADC MODULE SPECIFICATIONS

АС СНА	ARACTERIS	STICS	(unless oth	erwise sta	ted) -40°C ≤ TA :	≤ +85°(t e 5): 2.5V to 3.6V C for Industrial °C for V-Temp
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions
Device	Supply	•			•	•	·
AD01	AVdd	Module VDD Supply	Greater of VDD – 0.3 or 2.5	_	Lesser of VDD + 0.3 or 3.6	V	_
AD02	AVss	Module Vss Supply	Vss	—	Vss + 0.3	V	—
Referen	ce Inputs	•	•				
AD05 AD05a	Vrefh	Reference Voltage High	AVss + 2.0 2.5		AVDD 3.6	V V	(Note 1) VREFH = AVDD (Note 3)
AD06	Vrefl	Reference Voltage Low	AVss	—	Vrefh – 2.0	V	(Note 1)
AD07	Vref	Absolute Reference Voltage (VREFH – VREFL)	2.0	—	AVdd	V	(Note 3)
AD08 AD08a	IREF	Current Drain	_	250 —	400 3	μΑ μΑ	ADC operating ADC off
Analog	Input						
AD12	VINH-VINL	Full-Scale Input Span	VREFL	_	Vrefh	V	—
AD13	Vinl	Absolute VINL Input Voltage	AVss - 0.3	—	AVDD/2	V	_
AD14	Vin	Absolute Input Voltage	AVss - 0.3	_	AVDD + 0.3	V	—
AD15		Leakage Current	_	±0.001	±0.610	μA	$\label{eq:VINL} \begin{array}{l} VINL = AVSS = VREFL = 0V,\\ AVDD = VREFH = 3.3V\\ \textbf{Source Impedance} = 10\ k\Omega \end{array}$
AD17	RIN	Recommended Impedance of Analog Voltage Source	—	—	5K	Ω	(Note 1)
ADC Ac	curacy – N	leasurements with Exter	rnal VREF+/VR	EF-			•
AD20c	Nr	Resolution	1	0 data bits	6	bits	—
AD21c	INL	Integral Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V
AD22c	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V (Note 2)
AD23c	Gerr	Gain Error	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V
AD24c	EOFF	Offset Error	> -1	—	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.3V
AD25c	_	Monotonicity			_	—	Guaranteed

Note 1: These parameters are not characterized or tested in manufacturing.

2: With no missing codes.

3: These parameters are characterized, but not tested in manufacturing.

4: Characterized with a 1 kHz sine wave.

TABLE 32-36: ADC MODULE SPECIFICATIONS (CONTINUED)

AC CHA		STICS	Standard Operating Conditions (see Note 5): 2.5V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-Temp						
Param. No.	Symbol	Characteristics	Min. Typical Max.			Units	Conditions		
ADC Ac	curacy – N	leasurements with Inter	nal VREF+/VR	EF-					
AD20d	Nr	Resolution		10 data bits		bits	(Note 3)		
AD21d	INL	Integral Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)		
AD22d	DNL	Differential Nonlinearity	> -1		< 1	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Notes 2,3)		
AD23d	Gerr	Gain Error	> -4	—	< 4	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)		
AD24d	EOFF	Offset Error	> -2	-	< 2	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)		
AD25d	—	Monotonicity	—	—	_	—	Guaranteed		
Dynami	c Performa	ince				•			
AD31b	SINAD	Signal to Noise and Distortion	55	58.5		dB	(Notes 3,4)		
AD34b	ENOB	Effective Number of Bits	9.0	9.5		bits	(Notes 3,4)		

Note 1: These parameters are not characterized or tested in manufacturing.

2: With no missing codes.

3: These parameters are characterized, but not tested in manufacturing.

4: Characterized with a 1 kHz sine wave.

TABLE 32-37: 10-BIT ADC CONVERSION RATE PARAMETERS

(unless otherw	Standard Operating Conditions (see Note 3): 2.5V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-Temp										
ADC Speed ⁽²⁾	Tad Minimum	Sampling Time Minimum	Rs Maximum	Vdd	ADC Channels Configuration						
1 Msps to 400 ksps ⁽¹⁾	65 ns	132 ns	500Ω	3.0V to 3.6V	ANX CHX S&H ADC						
Up to 400 ksps	200 ns	200 ns	5.0 kΩ	2.5V to 3.6V	ANX ADC ANX or VREF-						

Note 1: External VREF- and VREF+ pins must be used for correct operation.

2: These parameters are characterized, but not tested in manufacturing.

TABLE 32-38: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions		
Clock P	arameters	S	•	•	·				
AD50	Tad	Analog-to-Digital Clock Period ⁽²⁾	65		—	ns	See Table 32-37		
Convers	sion Rate								
AD55	TCONV	Conversion Time	—	12 TAD	—		—		
AD56	FCNV	Throughput Rate	—	—	1000	ksps	AVDD = 3.0V to 3.6V		
		(Sampling Speed)	—	—	400	ksps	AVDD = 2.5V to 3.6V		
AD57	TSAMP	Sample Time	1 Tad	—	—		TSAMP must be \geq 132 ns		
Timing	Paramete	rs							
AD60	TPCS	Conversion Start from Sample Trigger ⁽³⁾	—	1.0 Tad	_	—	Auto-Convert Trigger (SSRC<2:0> = 111) not selected		
AD61	TPSS	Sample Start from Setting Sample (SAMP) bit	0.5 TAD	—	1.5 TAD	—	—		
AD62	TCSS	Conversion Completion to Sample Start (ASAM = 1) ⁽³⁾	_	0.5 Tad	—	_	—		
AD63	TDPU	Time to Stabilize Analog Stage from Analog-to-Digital Off to Analog-to-Digital On ⁽³⁾	_		2	μS	—		

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

3: Characterized by design but not tested.



FIGURE 32-23: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000)



FIGURE 32-24: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)

FIGURE 32-25: PARALLEL SLAVE PORT TIMING



AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}\mbox{C} \leq \mbox{TA} \leq +85^{\circ}\mbox{C for Industrial} \\ & -40^{\circ}\mbox{C} \leq \mbox{TA} \leq +105^{\circ}\mbox{C for V-Temp} \end{array}$						
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical Max. Units Conditions						
PS1	TdtV2wrH	Data In Valid before \overline{WR} or \overline{CS} Inactive (setup time)	20	_		ns	_		
PS2	TwrH2dtl	WR or CS Inactive to Data-In Invalid (hold time)	40	—	_	ns	_		
PS3	TrdL2dtV	RD and CS Active to Data-Out Valid	—	—	60	ns	_		
PS4	TrdH2dtl	RD Active or CS Inactive to Data-Out Invalid	0	—	10	ns	_		
PS5	Tcs	CS Active Time	Трв + 40	_	_	ns	—		
PS6	Twr	WR Active Time	Трв + 25	—	_	ns	—		
PS7	Trd	RD Active Time	Трв + 25	_	_	ns			

TABLE 32-39: PARALLEL SLAVE PORT REQUIREMENTS



TABLE 32-40: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical	Max.	Units	Conditions	
PM1	TLAT	PMALL/PMALH Pulse Width	—	1 Трв	—	_	—	
PM2	Tadsu	Address Out Valid to PMALL/ PMALH Invalid (address setup time)	—	2 Трв	—	—	—	
PM3	TADHOLD	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	—	1 Трв	—	—	—	
PM4	TAHOLD	PMRD Inactive to Address Out Invalid (address hold time)	5	_	_	ns	—	
PM5	Trd	PMRD Pulse Width	—	1 Трв	—		—	
PM6	TDSU	PMRD or PMENB Active to Data In Valid (data setup time)	15	_	_	ns	_	
PM7	TDHOLD	PMRD or PMENB Inactive to Data In Invalid (data hold time)	1 TPBCLK	—	—	ns	PMP PBCLK	



FIGURE 32-27: PARALLEL MASTER PORT WRITE TIMING DIAGRAM

TABLE 32-41: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-Temp} \end{array}$					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical Max. Units Conditions					
PM11	Twr	PMWR Pulse Width	_	1 Трв		—	—	
PM12	TDVSU	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	—	2 Трв	_	_	_	
PM13	TDVHOLD	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	—	1 Трв	_	—	—	
AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
--------------------	---------	-----------------------------------	---	---	------	---	---	--
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical Max. Units Conditions					
USB313	VUSB3V3	USB Voltage	3.0	—	3.6	V	Voltage on VUSB3V3 must be in this range for proper USB operation	
USB315	VILUSB	Input Low Voltage for USB Buffer	_	—	0.8	V	—	
USB316	VIHUSB	Input High Voltage for USB Buffer	2.0	—	_	V	—	
USB318	VDIFS	Differential Input Sensitivity	—	—	0.2	V	The difference between D+ and D- must exceed this value while VCM is met	
USB319	VCM	Differential Common Mode Range	0.8	—	2.5	V	—	
USB320	Ζουτ	Driver Output Impedance	28.0	—	44.0	Ω	—	
USB321	Vol	Voltage Output Low	0.0	—	0.3	V	1.425 kΩ load connected to VUSB3V3	
USB322	Vон	Voltage Output High	2.8	_	3.6	V	14.25 k Ω load connected to ground	

TABLE 32-42: USB OTG ELECTRICAL SPECIFICATIONS

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 32-28: EJTAG TIMING CHARACTERISTICS



TABLE 32-43: EJTAG TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-Temp				
Param. No.	Symbol	Description ⁽¹⁾	Min.	Max.	Units	Conditions	
EJ1	Ттсксүс	TCK Cycle Time	25	_	ns		
EJ2	Ттскнідн	TCK High Time	10		ns	—	
EJ3	TTCKLOW	TCK Low Time	10		ns	—	
EJ4	TTSETUP	TAP Signals Setup Time Before Rising TCK	5	—	ns	_	
EJ5	TTHOLD	TAP Signals Hold Time After Rising TCK	3	—	ns	_	
EJ6	Ττροουτ	TDO Output Delay Time from Falling TCK	—	5	ns	_	
EJ7	TTDOZSTATE	TDO 3-State Delay Time from Falling TCK	-	5	ns	—	
EJ8	TTRSTLOW	TRST Low Time	25	_	ns	—	
EJ9	Trf	TAP Signals Rise/Fall Time, All Input and Output	—	—	ns	_	

Note 1: These parameters are characterized, but not tested in manufacturing.

33.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS

Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.



PIC32MX5XX/6XX/7X

NOTES:

34.0 PACKAGING INFORMATION

34.1 Package Marking Information

64-Lead TQFP (10x10x1 mm)



100-Lead TQFP (14x14x1 mm)



100-Lead TQFP (12x12x1 mm)





Exam	ple





Legend	: XXX	Customer-specific information					
	Y	Year code (last digit of calendar year)					
	ΥY	Year code (last 2 digits of calendar year)					
	WW Week code (week of January 1 is week '01')						
	NNN Alphanumeric traceability code						
	Pb-free JEDEC designator for Matte Tin (Sn)						
	*	This package is Pb-free. The Pb-free JEDEC designator (e3)					
	can be found on the outer packaging for this package.						
Note:	Note: In the event the full Microchip part number cannot be marked on one line, it will						
	be carried over to the next line, thus limiting the number of available characters for customer-specific information.						

34.1 Package Marking Information (Continued)

64-Lead QFN (9x9x0.9 mm)





121-Lead TFBGA (10x10x1.1 mm)





124-Lead VTLA (9x9x0.9 mm)





Legend	XXX	Customer-specific information					
	Y	Year code (last digit of calendar year)					
	ΥY	Year code (last 2 digits of calendar year)					
	WW Week code (week of January 1 is week '01')						
	NNN	Alphanumeric traceability code					
	Pb-free JEDEC designator for Matte Tin (Sn)						
	* This package is Pb-free. The Pb-free JEDEC designator (e3)						
	can be found on the outer packaging for this package.						
	be carried over to the next line, thus limiting the number of available						
	characters	s for customer-specific information.					

34.2 Package Details

The following sections give the technical details of the packages.

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







SIDE VIEW

Microchip Technology Drawing C04-085C Sheet 1 of 2

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]



DETAIL 1

	Units	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Leads	N		64		
Lead Pitch	е		0.50 BSC		
Overall Height	Α	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	¢	0°	3.5°	7°	
Overall Width	E		12.00 BSC		
Overall Length	D		12.00 BSC		
Molded Package Width	E1	10.00 BSC			
Molded Package Length	D1		10.00 BSC		
Lead Thickness	С	0.09 - 0.20		0.20	
Lead Width	b	0.17	0.22	0.27	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or

protrusions shall not exceed 0.25mm per side. 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085C Sheet 2 of 2

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS			
Dimensio	Dimension Limits		NOM	MAX		
Contact Pitch E			0.50 BSC			
Contact Pad Spacing	C1		11.40			
Contact Pad Spacing	C2		11.40			
Contact Pad Width (X64)	X1			0.30		
Contact Pad Length (X64)	Y1			1.50		
Distance Between Pads	G	0.20				

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S
Dimension	Dimension Limits		NOM	MAX
Contact Pitch E			0.50 BSC	•
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

100-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch E		0.40 BSC		
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100B

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad [QFN]



Microchip Technology Drawing C04-149C Sheet 1 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S		
Dimensio	n Limits	MIN	NOM	MAX		
Number of Pins	N		64			
Pitch	е		0.50 BSC			
Overall Height	A	0.80	0.90	1.00		
Standoff	A1	0.00	0.02	0.05		
Contact Thickness	A3	3 0.20 REF				
Overall Width	E	9.00 BSC				
Exposed Pad Width	E2	7.05	7.15	7.50		
Overall Length	D		9.00 BSC			
Exposed Pad Length	D2	7.05	7.15	7.50		
Contact Width	b	0.18	0.25	0.30		
Contact Length	L	0.30	0.40	0.50		
Contact-to-Exposed Pad	K	0.20	-	-		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149C Sheet 2 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E		0.50 BSC		
Optional Center Pad Width	W2	7.35			
Optional Center Pad Length	T2			7.35	
Contact Pad Spacing	C1		8.90		
Contact Pad Spacing	C2		8.90		
Contact Pad Width (X64)	X1			0.30	
Contact Pad Length (X64)	Y1			0.85	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

121-Ball Plastic Thin Profile Fine Pitch Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-148 Rev F Sheet 1 of 2

121-Ball Plastic Thin Profile Fine Pitch Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







DETAIL B

	Units	MILLIMETERS			
Dimensio	Dimension Limits			MAX	
Number of Contacts	Ν		121		
Contact Pitch	е		0.80 BSC		
Overall Height	Α	1.00 1.10 1.20			
Ball Height	A1	0.25	0.30	0.35	
Overall Width	E	E 10.00 BSC			
Array Width	E1	E1 8.00 BSC			
Overall Length D 10			10.00 BSC		
Array Length	D1 8.00 BSC				
Contact Diameter	b	0.35	0.40	0.45	

Notes:

- 1. Ball A1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 3. The outer rows and colums of balls are located with respect to datums A and B.
- 4. Ball interface to package body: 0.37mm nominal diameter.

Microchip Technology Drawing C04-148 Rev F Sheet 2 of 2

121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA--Formerly XBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimensior	l Limits	MIN	NOM	MAX	
Contact Pitch	E1		0.80 BSC		
Contact Pitch	E2		0.80 BSC		
Contact Pad Spacing	C1		8.00		
Contact Pad Spacing	C2		8.00		
Contact Pad Diameter (X121)	X			0.32	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2148 Rev D

124-Terminal Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-193A Sheet 1 of 2

124-Terminal Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]





Units		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		124		
Pitch	еT		0.50 BSC		
Pitch (Inner to outer terminal ring)	eR	0.50 BSC			
Overall Height	A	0.80	0.85	0.90	
Standoff	A1	0.00 - 0.05			
Overall Width	E	9.00 BSC			
Exposed Pad Width	E2	6.40 6.55 6.70			
Overall Length	D	9.00 BSC			
Exposed Pad Length	D2	6.40 6.55 6.70		6.70	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.20 0.25 0.30		0.30	
Contact-to-Exposed Pad	K	0.20			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-193A Sheet 2 of 2

124-Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units	I	MILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Pad Clearance	G1	0.20		
Pad Clearance	G2	0.20		
Pad Clearance	G3	0.20		
Pad Clearance	G4	0.20		
Contact to Center Pad Clearance (X4)	G5	0.30		
Optional Center Pad Width	T2			6.60
Optional Center Pad Length	W2			6.60
Optional Center Pad Chamfer (X4)	W3		0.10	
Contact Pad Spacing	C1		8.50	
Contact Pad Spacing	C2		8.50	
Contact Pad Width (X124)	X1			0.30
Contact Pad Length (X124)	X2			0.30

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2193A

APPENDIX A: MIGRATING FROM PIC32MX3XX/4XX TO PIC32MX5XX/6XX/7XX DEVICES

This appendix provides an overview of considerations for migrating from PIC32MX3XX/4XX devices to the PIC32MX5XX/6XX/7XX family of devices. The code developed for the PIC32MX3XX/4XX devices can be ported to the PIC32MX5XX/6XX/7XX devices after making the appropriate changes outlined below.

A.1 DMA

PIC32MX5XX/6XX/7XX devices do not support stopping DMA transfers in Idle mode.

A.2 Interrupts

PIC32MX5XX/6XX/7XX devices have persistent interrupts for some of the peripheral modules. This means that the interrupt condition for these peripherals must be cleared before the interrupt flag can be cleared.

For example, to clear a UART receive interrupt, the user application must first read the UART Receive register to clear the interrupt condition and then clear the associated UxIF flag to clear the pending UART interrupt. In other words, the UxIF flag cannot be cleared by software until the UART Receive register is read.

Table A-1outlines the peripherals and associatedinterruptsthatareimplementeddifferentlyonPIC32MX5XX/6XX/7XXversusPIC32MX3XX/4XXdevices.

In addition, on the SPI module, the IRQ numbers for the receive done interrupts were changed from 25 to 24 and the transfer done interrupts were changed from 24 to 25.

TABLE A-1: PIC32MX3XX/4XX VERSUS PIC32MX5XX/6XX/7XX INTERRUPT IMPLEMENTATION DIFFERENCES

Module	Interrupt Implementation
Input Capture	To clear an interrupt source, read the Buffer Result (ICxBUF) register to obtain the number of capture results in the buffer that are below the interrupt threshold (specified by ICI<1:0> bits).
SPI	Receive and transmit interrupts are controlled by the SRXISEL<1:0> and STXISEL<1:0> bits, respectively. To clear an interrupt source, data must be written to, or read from, the SPIxBUF register to obtain the number of data to receive/transmit below the level specified by the SRXISEL<1:0> and STXISEL<1:0> bits.
UART	TX interrupt will be generated as soon as the UART module is enabled. Receive and transmit interrupts are controlled by the URXISEL<1:0> and UTXISEL<1:0> bits, respectively. To clear an interrupt source, data must be read from, or written to, the UxRXREG or UxTXREG registers to obtain the number of data to receive/transmit below the level specified by the URXISEL<1:0> and UTXISEL<1:0> bits.
ADC	All samples must be read from the result registers (ADC1BUFx) to clear the interrupt source.
PMP	To clear an interrupt source, read the Parallel Master Port Data Input/Output (PMDIN/PMDOUT) register.

APPENDIX B: REVISION HISTORY

Revision A (August 2009)

This is the initial released version of this document.

Revision B (November 2009)

The revision includes the following global update:

Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits.

Other major changes are referenced by their respective chapter/section in Table B-1.

Section Name	Update Description
"High-Performance, USB, CAN and Ethernet 32-bit Flash Microcontrollers"	Added the following devices: - PIC32MX575F256L - PIC32MX695F512L - PIC32MX695F512H
	The 100-pin TQFP pin diagrams have been updated to reflect the current pin name locations (see the " Pin Diagrams " section).
	Added the 121-pin Ball Grid Array (XBGA) pin diagram.
	Updated Table 1: "PIC32 USB and CAN – Features"
	Added the following tables:
	 Table 4: "Pin Names: PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L and PIC32MX575F512L Devices"
	 Table 5: "Pin Names: PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L and PIC32MX695F512L Devices"
	 Table 6: "Pin Names: PIC32MX775F256L, PIC32MX775F512L and PIC32MX795F512L Devices"
	Updated the following pins as 5V tolerant:
	- 64-pin QFN: Pin 36 (D-/RG3) and Pin 37 (D+/RG2)
	 64-pin TQFP: Pin 36 (D-/RG3) and Pin 37 (D+/RG2) 100-pin TQFP: Pin 56 (D-/RG3) and Pin 57 (D+/RG2)
1.0 "Guidelines for Getting Started	Removed the last sentence of 1.3.1 "Internal Regulator Mode".
with 32-bit Microcontrollers"	Removed Section 2.3.2 "External Regulator Mode"

TABLE B-1: MAJOR SECTION UPDATES

Section Name Update Description 4.0 "Memory Organization" Updated all register tables to include the Virtual Address and All Resets columns. Updated the title of Figure 4-4 to include the PIC32MX575F256L device. Updated the title of Figure 4-6 to include the PIC32MX695F512L and PIC32MX695F512H devices. Also changed PIC32MX795F512L to PIC32MX795F512H. Updated the title of Table 4-3 to include the PIC32MX695F512H device. Updated the title of Table 4-5 to include the PIC32MX575F5256L device. Updated the title of Table 4-6 to include the PIC32MX695F512L device. Reversed the order of Table 4-11 and Table 4-12. Reversed the order of Table 4-14 and Table 4-15. Updated the title of Table 4-15 to include the PIC32MX575F256L and PIC32MX695F512L devices. Updated the title of Table 4-45 to include the PIC32MX575F256L device. Updated the title of Table 4-47 to include the PIC32MX695F512H and PIC32MX695F512L devices. 1.0 "I/O Ports" Updated the second paragraph of **1.1.2** "Digital Inputs" and removed Table 12-1. 22.0 "10-bit Analog-to-Digital Updated the ADC Conversion Clock Period Block Diagram (see Figure 22-2). Converter (ADC)" 1.0 "Special Features" Removed references to the ENVREG pin in 1.3 "On-Chip Voltage Regulator". Updated the first sentence of 1.3.1 "On-Chip Regulator and POR" and 1.3.2 "On-Chip Regulator and BOR". Updated the Connections for the On-Chip Regulator (see Figure 1-2). 1.0 "Electrical Characteristics" Updated the Absolute Maximum Ratings and added Note 3. Added Thermal Packaging Characteristics for the 121-pin XBGA package (see Table 1-3). Updated the Operating Current (IDD) DC Characteristics (see Table 1-5). Updated the Idle Current (IIDLE) DC Characteristics (see Table 1-6). Updated the Power-Down Current (IPD) DC Characteristics (see Table 1-7). Removed Note 1 from the Program Flash Memory Wait State Characteristics (see Table 1-12). Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics, changing SP52 to SP35 between the MSb and Bit 14 on SDOx (see Figure 1-13). 1.0 "Packaging Information" Added the 121-pin XBGA package marking information and package details. "Product Identification System" Added the definition for BG (121-lead 10x10x1.1 mm, XBGA). Added the definition for Speed.

TABLE B-1: MAJOR SECTION UPDATES (CONTINUED)

Revision C (February 2010)

The revision includes the following updates, as described in Table B-2:

TABLE B-2: MAJOR SECTION UPDATES

Section Name		U	pdate Description	
"High-Performance, USB, CAN and Ethernet 32-bit Flash Microcontrollers"	Added the following devices: • PIC32MX675F256H • PIC32MX775F256H • PIC32MX775F512H • PIC32MX675F256L • PIC32MX775F256L • PIC32MX775F512L			
	Added the foll • EREFCLK • ECRSDV • AEREFCLK • AECRSDV	(
1.0 "Device Overview"			SDV pins to Table 5	and Table 6. the following pin names in
1.0 Device Overview	Table 1-1:	nii number pinout	i/O descriptions for i	the following pin names in
	SCL3SDA3	• SCL5	RTCCCVREF-	• C1OUT
	• SDA3 • SCL2	SDA5TMS	CVREF+ CVREF+	C2IN-C2IN+
	• SDA2	• TCK	CVREFT CVREFOUT	• C20UT
	• SCL4	• TDI	• C1IN-	• PMA0
	• SDA4	• TDO	• C1IN+	• PMA1
				ons table (Table 1-1):
	 EREFCLK ECRSDV AEREFCLK AECRSDV 	(
4.0 "Memory Organization"	Added new de Figure 4-4.	evices and update	d the virtual and phy	vsical memory map values in
	Added new devices to Figure 4-5.			
	Added new devices to the following register maps:			
	 Table 4-3, Table 4-4, Table 4-6 and Table 4-7 (Interrupt Register Maps) Table 4-12 (I2C2 Register Map) Table 4-15 (SPI1 Register Map) Table 4-24 through Table 4-35 (PORTA-PORTG Register Maps) Table 4-36 and Table 4-37 (Change Notice and Pull-up Register Maps) Table 4-45 (CAN1 Register Map) Table 4-46 (CAN2 Register Map) Table 4-47 (Ethernet Controller Register Map) 			
	Configuration	Word Summary).		n Table 4-42 (Device
1.0 "Special Features"	Changed all references of POSCMD to POSCMOD in the Device Configuration Word 1 register (see Register 1-2).			
Appendix A: "Migrating from PIC32MX3XX/4XX to PIC32MX5XX/6XX/7XX Devices"	Added the net	w section Appendi	х.	

Revision D (May 2010)

The revision includes the following updates, as described in Table B-3:

TABLE B-3: MAJOR SECTION UPDATES

Section Name	Update Description			
"High-Performance, USB, CAN	Updated the initial Flash memory range to 64K.			
and Ethernet 32-bit Flash Microcontrollers"	Updated the initial SRAM memory range to 16K.			
Microcontrollers	Added the following devices (see Table 1, Table 2, Table 3 and the Pin Diagrams):			
	 PIC32MX534F064H PIC32MX564F064H PIC32MX564F128H PIC32MX664F128H PIC32MX764F128H PIC32MX534F064L PIC32MX564F064L PIC32MX564F064L PIC32MX564F128L PIC32MX664F128L PIC32MX764F128L 			
4.0 "Memory Organization"	Added new Memory Maps (Figure 4-1, Figure 4-2 and Figure 4-3).			
	The bit named I2CSIF was changed to I2C1SIF and the bit named I2CBIF was changed to I2C1BIF in the Interrupt Register Map tables (Table 4-2, Table 4-3, Table 4-4, Table 4-5, Table 4-6 and Table 4-7)			
	Added the following devices to the Interrupt Register Map (Table 4-2):			
	 PIC32MX534F064H PIC32MX564F064H PIC32MX564F128H 			
	Added the following devices to the Interrupt Register Map (Table 4-3):			
	PIC32MX664F064HPIC32MX664F128H			
	Added the following device to the Interrupt Register Map (Table 4-4): • PIC32MX764F128H			
	Added the following devices to the Interrupt Register Map (Table 4-5):			
	 PIC32MX534F064L PIC32MX564F064L PIC32MX564F128L 			
	Added the following devices to the Interrupt Register Map (Table 4-6):			
	PIC32MX664F064LPIC32MX664F128L			
	Added the following device to the Interrupt Register Map (Table 4-7):			
	• PIC32MX764F128L			

TABLE B-3: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description		
4.0 "Memory Organization" (Continued)	Made the following bit name changes in the I2C1, I2C3, I2C4 and I2C5 Register Map (Table 4-11):		
	 I2C3BRG SFR: I2C1BRG was changed to I2C3BRG I2C4BRG SFR: I2C1BRG was changed to I2C4BRG I2C5BRG SFR: I2C1BRG was changed to I2C5BRG I2C4TRN SFR: I2C1DATA was changed to I2CT2ADATA I2C4RCV SFR: I2CR2DATA was changed to I2CR2ADATA I2C5TRN SFR: I2CT1DATA was changed to I2CT3ADATA I2C5RCV SFR: I2CR1DATA was changed to I2CR3ADATA 		
	Added the RTSMD bit and UEN<1:0> bits to the UART1A, UART1B, UART2A, UART2B, UART3A and UART3B Register Map (Table 4-13)		
	Added the SIDL bit to the DMA Global Register Map (Table 4-17).		
	Changed the CM bit to CMR in the System Control Register Map (Table 4-23).		
	Added the following devices to the I2C2, SPI1, PORTA, PORTC, PORTD, PORTE, PORTF, PORTG, Change Notice and Pull-up Register Maps (Table 4-12, Table 4-14, Table 4-24, Table 4-27, Table 4-29, Table 4-31, Table 4-33, Table 4-35 and Table 4-36):		
	 PIC32MX534F064L PIC32MX564F064L PIC32MX564F128L PIC32MX664F064L PIC32MX664F128L PIC32MX764F128L 		
	Added the following devices to the PORTC, PORTD, PORTE, PORTF, PORTG, Change Notice and Pull-up Register Maps (Table 4-26, Table 4-28, Table 4-30, Table 4-32, Table 4-34 and Table 4-37):		
	 PIC32MX534F064H PIC32MX564F064H PIC32MX564F128H PIC32MX664F064H PIC32MX664F128H PIC32MX764F128H 		
	Added the following devices to the CAN1 Register Map (Table 4-45):		
	 PIC32MX534F064H PIC32MX564F064H PIC32MX564F128H PIC32MX764F128H PIC32MX564F064L PIC32MX564F064L PIC32MX564F128L PIC32MX764F128L 		
	Added the following devices to the Ethernet Controller Register Map (Table 4-47):		
	 PIC32MX664F064H PIC32MX664F128H PIC32MX764F128H PIC32MX664F064L PIC32MX664F128L PIC32MX764F128L 		

TABLE B-3:	MAJOR S	SECTION	UPDATES ((CONTINUED)	

Section Name	Update Description				
1.0 "Electrical Characteristics"	Updated the Typical and Maximum DC Characteristics: Operating Current (IDD) in Table 1-5.				
	Updated the Typical and Maximum DC Characteristics: Idle Current (IIDLE) in Table 1-6.				
	Updated the Typical and Maximum DC Characteristics: Power-Down Current (IPD in Table 1-7.				
	Added DC Characteristics: Program Memory parameters D130a and D132a in Table 1-11.				
	Added the Internal Voltage Reference parameter (D305) to the Comparator Specifications in Table 1-13.				

Revision E (July 2010)

Minor corrections were incorporated throughout the document.

Revision F (December 2010)

The revision includes the following global update:

VCAP/VDDCORE has been changed to: VCAP/VCORE

Other major changes are referenced by their respective chapter/section in Table B-4:

TABLE B-4: SECTION UPDATES

Section Name	Update Description
High-Performance, USB, CAN and Ethernet 32-bit Flash Microcontrollers	Removed the following Analog Feature: FV tolerant input pins (digital pins only)
	Updated the term LIN 1.2 support as LIN support for the peripheral feature: Six UART modules with: RS-232, RS-485, and LIN support
1.0 "Device Overview"	Updated the value of 64-pin QFN/TQFP pin number for the following pin names: PMA0, PMA1 and ECRSDV
4.0 "Memory Organization"	The following register map tables were updated:
	• Table 4-2:
	- Changed bits 24/8 to I2C5BIF in IFS1
	 Changed bits 24/8-24/10 to SRIPL<2:0> in INTSTAT
	 Changed bits 25/9/-24/8 to U5IS<1:0> in IPC12
	- Added note 2
	Table 4-3 through Table 4-7:
	 Changed bits 24/8-24/10 to SRIPL<2:0> in INTSTAT
	 Changed bits 25/9-24/8 to U5IS<1:0> in IPC12
	• Table 4-3:
	 Changed bits 24/8 to I2C5BIF in IFS1
	- Added note 2
	• Table 4-4:
	 Changed bits 24/8 to I2C5BIF in IFS1
	 Changed bits 24/8 to I2C5BIE in IEC1
	 Added note 2 references
	• Table 4-5:
	 Changed bits 24/8 to I2C5BIF in IFS1
	 Changed bits 24/8 to I2C5BIE in IEC1
	 Added note 2 references
	• Table 4-6:
	 Changed bit 24/8 to I2C5BIF in IFS1
	 Updated the bit value of bit 24/8 as I2C5BIE for the IEC1 register.
	- Added note 2
	• Table 4-7:
	 Changed bit 25/9 to I2C5SIF in IFS1
	- Changed bit 24/8 as I2C5BIF in IFS1
	- Changed bit 25/9 as I2C5SIE in IEC1
	- Changed bit 24/8 as I2C5BIE in IEC1
	- Added note 2 references
	Added note 2 to Table 4-8
	• Updated the All Resets values for the following registers in Table 4-11: I2C3CON, I2C4CON, I2C5CON and I2C1CON.
	Updated the All Resets values for the I2C2CON register in Table 4-12

TABLE B-4:	SECTION UPDATES	(CONTINUED)
	OLOHION OF BATTLO	

Section Name	Update Description
4.0 "Memory Organization"	• Table 4-13:
(Continued)	- Changed register U4RG to U1BRG
	- Changed register U5RG to U3BRG
	- Changed register U6RG to U2BRG
	• Table 4-14:
	 Updated the All Resets values for the following registers: SPI3STAT, SPI2STAT and SPI4STAT
	• Table 4-15: Updated the All Resets values for the SPI1STAT register
	Table 4-17: Added note 2
	Table 4-19: Added note 2
	 Table 4-20: Updated the All Resets values for the CM1CON and CM2CON registers
	• Table 4-21:
	 Updated the All Resets values as 0000 for the CVRCON register Updated note 2
	• Table 4-38: Updated the All Resets values for the PMSTAT register
	Table 4-40: Updated the All Resets values for the CHECON and CHETAG registers
	• Table 4-42: Updated the bit value of bit 29/13 as '—' for the DEVCFG3 register
	• Table 4-44:
	- Updated the note references in the entire table
	- Changed existing note 1 to note 4
	- Added notes 1, 2 and 3
	- Changed bits 23/7 in U1PWRC to UACTPND
	- Changed register U1DDR to U1ADDR
	- Changed register U4DTP1 to U1BDTP1
	- Changed register U4DTP2 to U1BDTP2
	- Changed register U4DTP3 to U1BDTP3
	• Table 4-45:
	- Updated the All Resets values for the C1CON and C1VEC registers
	- Changed bits 30/14 in C1CON to FRZ
	- Changed bits 27/11 in C1CON to CANBUSY
	 Changed bits 22/6-16/0 in C1VEC to ICODE<6:0>
	 Changed bits 22/6-16/0 in C1TREC to RERRCNT<7:0>
	 Changed bits 31/15-24/8 in C1TREC to TERRCNT<7:0>
	• Table 4-46:
	- Updated the All Resets values for the C2CON and C2VEC registers
	- Changed bits 30/14 in C1CON to FRZ
	- Changed bits 27/11 in C1CON to CANBUSY
	 Changed bits 22/6-16/0 in C1VEC register to ICODE<6:0>
	 Changed bits 22/6-16/0 in C1TREC register to RERRCNT<7:0>
	 Changed bits 31/15-24/8 in C1TREC to TERRCNT<7:0>

TABLE B-4: SECTION UPDATES (CONTINUED)

Section Name	Update Description
7.0 "Interrupt Controller"	Updated the following Interrupt Sources in Table 7-1:
	- Changed IC2AM – I2C4 Master Event to: IC4M – I2C4 Master Event
	- Changed IC3AM – I2C5 Master Event to: IC5M – I2C4 Master Event
	 Changed U1E – UART1A Error to: U1E – UART1 Error
	- Changed U4E – UART1B Error to: U4E – UART4 Error
	- Changed U1RX – UART1A Receiver to: U1RX – UART1 Receiver
	 Changed U4RX – UART1B Receiver to: U4RX – UART4 Receiver Changed U1TX – UART1A Transmitter to: U1TX – UART1 Transmitter
	 Changed UTTX – UART1A Transmitter to: UTTX – UART4 Transmitter Changed U4TX – UART1B Transmitter to: U4TX – UART4 Transmitter
	 Changed U6E – UART2B Error to: U6E – UART6 Error
	- Changed U6RX – UART2B Receiver to: U6RX – UART6 Receiver
	- Changed U6TX – UART2B Transmitter to: U6TX – UART6 Transmitter
	 Changed U5E – UART3B Error to: U5E – UART5 Error
	 Changed U5RX – UART3B Receiver to: U5RX – UART5 Receiver
	- Changed U5TX – UART3B Transmitter to: U5TX – UART5 Transmitter
1.0 "Oscillator Configuration"	Updated Figure 1-1
1.0 "Output Compare"	Updated Figure 1-1
1.0 "Ethernet Controller"	Added a note on using the Ethernet controller pins (see note above Table 1-3)
1.0 "Comparator Voltage Reference (CVREF)"	Updated the note in Figure 1-1
1.0 "Special Features"	Updated the bit description for bit 10 in Register 1-2
	Added notes 1 and 2 to Register 1-4
1.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings:
	 Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V - 0.3V to +3.6V was updated
	 Voltage on VBUS with respect to VSS - 0.3V to +5.5V was added
	Updated the maximum value of DC16 as 2.1 in Table 1-4
	Updated the Typical values for the following parameters: DC20b, DC20c, DC21c, DC22c and DC23c (see Table 1-5)
	Updated Table 1-11:
	 Removed the following DC Characteristics: Programming temperature 0°C ≤ TA ≤ +70°C (25°C recommended)
	 Updated the Minimum value for the Parameter number D131 as 2.3 Removed the Conditions for the following Parameter numbers: D130, D131, D132, D135, D136 and D137
	Updated the condition for the parameter number D130a and D132a
	Updated the Minimum, Typical and Maximum values for parameter D305 in Table 1-13
	Added note 2 to Table 1-18
	Updated the Minimum and Maximum values for parameter F20b (see Table 1-19)
	Updated the following figures:
	• Figure 1-4
	• Figure 1-9
	• Figure 1-22
A	• Figure 1-23
Appendix A: "Migrating from PIC32MX3XX/4XX to PIC32MX5XX/	Removed the A.3 Pin Assignments sub-section.
6XX/7XX Devices"	

Revision G (May 2011)

The revision includes the following global updates:

- All references to VDDCORE/VCAP have been changed to: VCORE/VCAP
- Added references to the new V-Temp temperature range: -40°C to +105°C

TABLE B-5:MAJOR SECTION UPDATES

This revision also includes minor typographical and formatting changes throughout the data sheet text. Major updates are referenced by their respective section in Table B-5.

Section Name	Update Description
High-Performance, USB, CAN and Ethernet 32-bit Flash Microcontrollers	Removed the shading for all D- and D+ pins in all pin diagrams.
1.0 "Device Overview"	Updated the VBUS description in Table 1-1.
1.0 "Guidelines for Getting Started with 32-bit Microcontrollers"	Added "Alternatively, inputs can be reserved by connecting the pin to Vss through a 1k to 10k resistor and configuring the pin as an input.".
4.0 "Memory Organization"	Added Note 3 to the Interrupt Register Map tables (see Table 4-2 through Table 4-7.
22.0 "10-bit Analog-to-Digital Converter (ADC)"	Updated the ADC Conversion Clock Period Block Diagram (see Figure 22-2).
1.0 "Comparator Voltage Reference (CVREF)"	Updated the Comparator Voltage Reference Block Diagram (see Figure 1-1).
1.0 "Special Features"	Removed the second paragraph from 1.3.1 " On-Chip Regulator and POR ".
1.0 "Electrical Characteristics"	Added the new V-Temp temperature range (-40°C to +105°C) to the heading of all specification tables.
	Updated the Ambient temperature under bias, updated the Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V, and added Voltage on VBUS with respect to Vss in Absolute Maximum Ratings.
	Added the characteristic, DC5a to Operating MIPS vs. Voltage (see Table 1-1).
	Updated or added the following parameters to the Operating Current (IDD) DC Characteristics: DC20, DC20b, DC23, and DC23b (see Table 1-5).
	Added the following parameters to the Idle Current (IIDLE) DC Characteristics: DC30b, DC33b, DC34c, DC35c, and DC36c (see Table 1-6).
	Added the following parameters to the Power-down Current (IPD) DC Characteristics: DC40g, DC40h, DC40i, and DC41g, (see Table 1-7).
	Added parameter IM51 and Note 3 to the I2Cx Bus Data Timing Requirements (Master Mode) (see Table 1-32).
	Updated the 10-bit ADC Conversion Rate Parameters (see Table 1-37).
	Updated parameter AD57 (TSAMP) in the Analog-to-Digital Conversion Timing Requirements (see Table 1-38).
1.0 "Packaging Information"	Updated the 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] packing diagram.
Product Identification System	Added the new V-Temp (V) temperature information.

Revision H (March 2013)

This revision includes the following global updates:

- Where applicable, control register tables have been added to the document
- All references to VCORE were removed
- All occurrences of XBGA have been updated to: TFBGA

TABLE B-6: MAJOR SECTION UPDATES

• All occurrences of VUSB have been updated to: VUSB3V3

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other significant changes are referenced by their respective section in Table B-6.

Section Name	Update Description
"32-bit Microcontrollers	Updated Core features.
(up to 512 KB Flash and 128	Added the VTLA to the Packages table.
KB SRAM) with Graphics Interface, USB, CAN, and Ethernet"	Added Note 5 to the Feature tables (see Table 1, Table 2, and Table 3).
	The Decommended Minimum Connection was undeted (see Figure 2.4)
Section 2.0 "Guidelines for Getting Started with 32-bit MCUs"	The Recommended Minimum Connection was updated (see Figure 2-1).
Section 5.0 "Flash Program Memory"	A note regarding Flash page size and row size was added.
Section 8.0 "Oscillator Configuration"	The RP resistor was added and Note 1 was updated in the Oscillator Diagram (see Figure 8-1).
Section 31.0 "Electrical	Added Note 1 to Operating MIPS vs. Voltage (see Table 31-1).
Characteristics"	Added the VTLA package to Thermal Packaging Characteristics (see Table 31-3).
	Added Note 2 to DC Temperature and Voltage Specifications (see Table 31-4).
	Updated Note 2 in the Operating Current DC Characteristics (see Table 31-5).
	Updated Note 1 in the Idle Current DC Characteristics (see Table 31-6).
	Updated Note 1 in the Power-Down Current DC Characteristics (see Table 31-7).
	Updated the I/O Pin Output Specifications (see Table 31-9).
	Added Note 2 to the BOR Electrical Characteristics (see Table 31-10).
	Added Note 3 to the Comparator Specifications (see Table 31-13).
	Parameter D320 (VCORE) was removed (see Table 31-15).
	Updated the Minimum value for parameter OS50 (see Table 31-18).
	Parameter SY01 (TPWRT) was removed (see Table 31-22).
	Note 1 was added and the conditions for parameters ET3, ET4, ET7, and ET9 were updated in the Ethernet Module Specifications (see Table 31-35).
	Added Note 6 to the ADC Module Specifications (see Table 31-36).
	Added Note 3 to the 10-bit ADC Conversion Rate Parameter (see Table 31-37).
	Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 31-38).
	The following figures were added:
	Figure 31-19: "MDIO Sourced by the PIC32 Device"
	Figure 31-21: "Transmit Signal Timing Relationships at the MII"
	Figure 31-22: "Receive Signal Timing Relationships at the MII"
Section 32.0 "DC and AC Device Characteristics Graphs"	This new chapter was added.
Section 33.0 "Packaging	Added the 124-lead VTLA package information (see Section 33.1 "Package
Information"	Marking Information" and Section 33.2 "Package Details").
"Product Identification System"	Added the TL definition for VTLA packages.

Revision J (September 2016)

This revision includes typographical and formatting updates throughout the data sheet text. In addition, all SFR Register maps were moved from the Memory chapter to their respective peripheral chapters.

All other major updates are referenced by their respective section in Table B-7.

TABLE B-7: MAJOR SECTION UPDATES

Section Name	Update Description
"32-bit Microcontrollers (up to 512 KB Flash and 128 KB SRAM) with Graphics Interface, USB, CAN, and Ethernet"	Updated Communication Interfaces for LIN support to 2.1.
	Updated Qualification and Class B Support to AEC-Q100 REVH.
2.0 "Guidelines for Getting Started with 32-bit MCUs"	The Recommended Minimum Connection diagram was updated (see Figure 2-1).
	The Example of MCLR Pin Connections diagram was updated (see Figure 2-2).
	2.11 "EMI/EMC/EFT (IEC 61000-4-4 and IEC 61000-4-2) Suppression Considerations" was added.
4.0 "Memory Organization"	The SFR Memory Map was added (see Table 4-1).
7.0 "Interrupt Controller"	The UART interrupt sources were updated in the Interrupt IRQ, Vector, and Bit location table (see Table 7-1).
8.0 "Oscillator Configuration"	Updated the bit value definitions for the TUN<5:0> bits in the OCSTUN register (see Register 8-2).
15.0 "Watchdog Timer (WDT)"	The content in this chapter was relocated from the Special Features chapter to its own chapter.
18.0 "Serial Peripheral Interface (SPI)"	The register map tables were combined (see Table 18-1).
19.0 "Inter-Integrated Circuit (I ² C)"	The register map tables were combined (see Table 19-1).
	The PMADDR register was updated (see Register 21-3).
21.0 "Parallel Master Port (PMP)"	The bit value definitions for the ADRMUX<1:0> and CSF<1:0> bits in the PMCON register were updated (see Register 21-1).
29.0 "Special Features"	Removed the duplicate bit value definition for '010' in the DEVCFG2 register (see Register 29-3).
	Note 1 was added to the Programming, Debugging, and Trace Ports block diagram (see Figure 29-2).
	The DDPCON register was relocated (see Register 29-6).
	The Device ID, Revision, and Configuration Summary was updated (see Table 29-2).

TABLE B-7: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
32.0 "Electrical Characteristics"	Note 4 in the Operating Current specification was updated (see Table 32-5).
	Note 3 in the Idle Current specification was updated (see Table 32-6).
	Note 6 references in the Power-Down Current specification were updated (see Table 32-7).
	The Program Memory parameters, D135, D136, and D137, and Note 4 were updated (see Table 32-11).
	The Voltage Reference Specifications were updated (see Table 32-14).
	Parameter DO50 (Cosco) was added to the Capacitive Loading Requirements on Output Pins (see Table 32-16).
	The EJTAG Timing Characteristics were updated (see Figure 32-28).
	The maximum value for parameters ET13 and ET14 were updated in the Ethernet Module Specifications (see Table 32-35).
	Parameter PM7 (TDHOLD) was updated (see Table 32-40).
34.0 "Packaging Information"	Packaging diagrams were updated.
Product Identification System	The Speed and Program Memory Size were updated and Note 1 was added.

INDEX

366
390
388
391
398
386
368
369
397
395
396
396
394
368
231

В

Block Diagrams
ADC1 Module231
Comparator I/O Operating Modes
Comparator Voltage Reference
Connections for On-Chip Voltage Regulator
Core and Peripheral Modules25
DMA 111
Ethernet Controller279
I2C Circuit 196
Input Capture181
Interrupt Controller73
JTAG Programming, Debugging and Trace Ports 343
MCU
Output Compare Module185
PIC32 CAN Module241
PMP Pinout and Connections to External Devices 211
Prefetch Module 101
Reset System69
RTCC
SPI Module189
Timer1167
Timer2/3/4/5 (16-Bit) 171
Typical Multiplexed Port Structure 157
UART
WDT and Power-up Timer 177
Brown-out Reset (BOR)
and On-Chip Voltage Regulator

С

C Compilers	
MPLAB XC	348
Clock Diagram	
Comparator	
Specifications	364
Comparator Module	323
Comparator Voltage Reference (CVref	327
Configuration Bits	333
Controller Area Network (CAN)	241
CPU Module	
Customer Change Notification Service	437
Customer Notification Service	437
Customer Support	437

D

DC and AC Characteristics

Graphs and Tables	. 399
DC Characteristics	. 352
I/O Pin Input Specifications	. 360
I/O Pin Output Specifications	. 362
Idle Current (IIDLE)	. 356
Power-Down Current (IPD)	. 358
Program Memory	. 363
Temperature and Voltage Specifications	. 353
Development Support	. 347
Direct Memory Access (DMA) Controller	. 111

Е

Electrical Characteristics	351
AC	366
Errata	23
Ethernet Controller	279
ETHPMM0 (Ethernet Controller Pattern Match Mask 0)	289
ETHPMM1 (Ethernet Controller Pattern Match Mask 1)	289
External Clock	
Timer1 Timing Requirements	372
Timer2, 3, 4, 5 Timing Requirements	373
Timing Requirements	367

F

Flash Program Memory	. 63
RTSP Operation	. 63

L

I/O Ports	157
Parallel I/O (PIO)	158
Input Capture	181
Instruction Set	345
Inter-Integrated Circuit (I2C)	195
Internal Voltage Reference Specifications	365
Internet Address	437
Interrupt Controller	73
IRG, Vector and Bit Location	74

Μ

MCU
Architecture Overview 42
Coprocessor 0 Registers 43
Core Exception Types 44
EJTAG Debug Support 45
Power Management 45
MCU Module
Memory Map 52
Memory Maps 48, 49, 50, 51, 53
Memory Organization 47
Layout 47
Microchip Internet Web Site 437
Migration
PIC32MX3XX/4XX to PIC32MX5XX/6XX/7XX 419
MPASM Assembler
MPLAB Assembler, Linker, and Librarian 348
MPLAB ICD 3 In-Circuit Debugger System 349
MPLAB PM3 Device Programmer
MPLAB REAL ICE In-Circuit Emulator System 349
MPLAB X Integrated Development Environment Software
347
MPLINK Object Linker/MPLIB Object Librarian
0
Open-Drain Configuration 158

Oscillator Configuration	95
Output Compare	185
Р	
Packaging	401
Details	
Marking	401
Parallel Master Port (PMP)	211
PIC32 Family USB Interface Diagram	134
PICkit 3 In-Circuit Debugger/Programmer	
Pinout I/O Descriptions (table)	26
Power-on Reset (POR)	
and On-Chip Voltage Regulator	343
Power-Saving Features	331
CPU Halted Methods	331
Operation	331
with CPU Running	331
Prefetch Cache	101
Program Flash Memory	
Wait State Characteristics	363

R

Real-Time Clock and Calendar (RTCC)	. 221
Register Maps	-283
Registers	
AD1CHS (ADC Input Select)	. 239
AD1CON1 (ADC Control 1)	. 235
AD1CON2 (ADC Control 2)	
AD1CON3 (ADC Control 3)	
AD1CSSL (ADC Input Scan Select)	. 240
ALRMDATE (Alarm Date Value)	. 230
ALRMTIME (Alarm Time Value)	. 229
BMXBOOTSZ (Boot Flash (IFM) Size)	61
BMXCON (Bus Matrix Configuration)	56
BMXDKPBA (Data RAM Kernel Program	
Base Address)	57
BMXDRMSZ (Data RAM Size)	60
BMXDUDBA (Data RAM User Data Base Address)	58
BMXDUPBA (Data RAM User Program	
Base Address)	59
BMXPFMSZ (Program Flash (PFM) Size)	61
BMXPUPBA (Program Flash (PFM) User Program	
Base Address)	60
CHEACC (Cache Access)	. 104
CHECON (Cache Control)	. 103
CHEHIT (Cache Hit Statistics)	. 109
CHELRU (Cache LRU)	. 108
CHEMIS (Cache Miss Statistics)	. 109
CHEMSK (Cache TAG Mask)	. 106
CHETAG (Cache TAG)	. 105
CHEW0 (Cache Word 0)	. 106
CHEW1 (Cache Word 1)	. 107
CHEW2 (Cache Word 2)	. 107
CHEW3 (Cache Word 3)	
CiCFG (CAN Baud Rate Configuration)	. 248
CiCON (CAN Module Control)	.246
CiFIFOBA (CAN Message Buffer Base Address)	. 273
CiFIFOCINn (CAN Module Message Index Register 278	'n')
CiFIFOCONn (CAN FIFO Control Register 'n')	.274
CiFIFOINTn (CAN FIFO Interrupt Register 'n')	
CiFIFOUAn (CAN FIFO User Address Register 'n').	
CiFLTCON0 (CAN Filter Control 0)	
CiFLTCON1 (CAN Filter Control 1)	
CiFLTCON2 (CAN Filter Control 2)	
CiFLTCON3 (CAN Filter Control 3)	

CiFLTCON4 (CAN Filter Control 4)	
CiFLTCON5 (CAN Filter Control 5)	266
CiFLTCON6 (CAN Filter Control 6)	
CiFLTCON7 (CAN Filter Control 7)	270
CiFSTAT (CAN FIFO Status)	
CiINT (CAN Interrupt)	255
	250
CiRXFn (CAN Acceptance Filter 'n')	
CiRXMn (CAN Acceptance Filter Mask 'n')	
CiRXOVF (CAN Receive FIFO Overflow Status)	
CiTMR (CAN Timer)	254
CiTREC (CAN Transmit/Receive Error Count)	253
CiVEC (CAN Interrupt Code)	252
CMSTAT (Comparator Control Register)	
CMxCON (Comparator 'x' Control)	
CNCON (Change Notice Control)	
CVRCON (Comparator Voltage Reference Control)	
DCHxCON (DMA Channel 'x' Control)	
DCHxCPTR (DMA Channel 'x' Cell Pointer)	
DCHxCSIZ (DMA Channel 'x' Cell-Size)	131
DCHxDAT (DMA Channel 'x' Pattern Data)	132
DCHxDPTR (Channel 'x' Destination Pointer)	
DCHxDSA (DMA Channel 'x' Destination	
Start Address)	120
DCHxDSIZ (DMA Channel 'x' Destination Size)	
DCHxECON (DMA Channel 'x' Event Control)	
DCHxINT (DMA Channel 'x' Interrupt Control)	
DCHxSPTR (DMA Channel 'x' Source Pointer)	
DCHxSSA (DMA Channel 'x' Source Start Address)	128
DCHxSSIZ (DMA Channel 'x' Source Size)	129
DCRCCON (DMA CRC Control)	
DCRCDATA (DMA CRC Data)	
DCRCXOR (DMA CRCXOR Enable)	
DDPCON (Debug Data Port Control)	
DEVCFG0 (Device Configuration Word 0	335
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1	335 337
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2	335 337 339
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1	335 337 339
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3	335 337 339 341
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID)	335 337 339 341 342
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address)	335 337 339 341 342 120
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control)	335 337 339 341 342 120 119
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status)	335 337 339 341 342 120 119 120
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) EMAC1CFG1 (Ethernet Controller MAC Configuration	335 337 339 341 342 120 119 120
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) EMAC1CFG1 (Ethernet Controller MAC Configuration 306	335 337 341 342 120 119 120 n 1)
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) EMAC1CFG1 (Ethernet Controller MAC Configuration 306 EMAC1CFG2 (Ethernet Controller MAC Configuration	335 337 341 342 120 119 120 n 1)
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) EMAC1CFG1 (Ethernet Controller MAC Configuration 306 EMAC1CFG2 (Ethernet Controller MAC Configuration 307	335 337 341 342 120 119 120 on 1) on 2)
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) EMAC1CFG1 (Ethernet Controller MAC Configuration 306 EMAC1CFG2 (Ethernet Controller MAC Configuration	335 337 341 342 120 119 120 on 1) on 2)
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) EMAC1CFG1 (Ethernet Controller MAC Configuration 306 EMAC1CFG2 (Ethernet Controller MAC Configuration 307 EMAC1CLRT (Ethernet Controller MAC Collision M dow/Retry Limit)	335 337 339 341 342 120 119 120 0n 1) 0n 2) <i>V</i> in- 311
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) EMAC1CFG1 (Ethernet Controller MAC Configuration 306 EMAC1CFG2 (Ethernet Controller MAC Configuration 307 EMAC1CLRT (Ethernet Controller MAC Collision M dow/Retry Limit)	335 337 339 341 342 120 119 120 0n 1) 0n 2) <i>V</i> in- 311
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) on 2) Win- 311 <-to-
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) on 2) Win- 311 <-to- 310
 DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) EMAC1CFG1 (Ethernet Controller MAC Configuration 306 EMAC1CFG2 (Ethernet Controller MAC Configuration 307 EMAC1CLRT (Ethernet Controller MAC Collision Macow/Retry Limit) EMAC1IPGR (Ethernet Controller MAC Non-Back Interpacket Gap) EMAC1IPGT (Ethernet Controller MAC Back-to-Back 	3355 337 339 341 342 120 119 120 on 1) on 2) Win- 311 <-to- 310 k In-
 DEVCFG0 (Device Configuration Word 0	3355 337 339 341 342 120 119 120 on 1) on 2) Win- 311 <-to- 310 k In- 309
 DEVCFG0 (Device Configuration Word 0	3355 337 339 341 342 120 119 120 on 1) 20 on 2) Win- 311 k-to- 310 k In- 309 age-
 DEVCFG0 (Device Configuration Word 0	3355 337 339 341 342 120 119 120 on 1) 20 on 2) Win- 311 k-to- 310 k In- 309 age- 317
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) on 2) Win- 311 <-to- 310 k In- 309 age- 317 num
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) on 2) Win- 311 <-to- 310 k In- 309 age- 317 num
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) 20 0 n 2) Win- 311 <-to- 310 k In- 309 age- 317 num 312
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) 20 0 119 120 on 2) Win- 311 k-to- 310 k In- 309 age- 317 num 312 age-
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) 20 0 119 120 on 2) 311 k-to- 310 k In- 310 k In- 309 age- 317 num 312 age- 315
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 m 1) m 2) Win- 310 k In- 310 k In- 317 mum 312 age- 315 age-
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) on 2) Win- 311 <-to- 310 k In- 310 k In- 312 age- 315 age- 316
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) on 2) Win- 311 <-to- 310 k In- 312 age- 315 age- 316 age- 316
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) 311 (<to- 310 k ln9 337 312 337 312 337 312 335 342 315 342 315 342 315 342 315 342 315 342 315 342 315 342 315 317 319 317 317 317 317 317 317 317 317 317 317</to-
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) 311 (<to- 310 k In- 312 317 num 32 315 325 316 age- 319 329 319 329 319 329 319 320 310 311 312 311 312 312 315 317 319 312 317 319 312 317 319 312 317 319 312 319 311 312 319 311 312 319 311 312 311 312 311 312 311 312 311 312 311 312 311 312 311 312 311 312 311 312 311 311</to-
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) 311 (<to- 310 k ln- 312 317 age- 315 age- 318 319 age- 319 age- 318</to-
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) 311 (<to- 310 k In- 310 k In- 312 315 342 315 342 315 342 315 342 319 342 319 342 319 341 342 317 317 342 317 342 317 342 317 342 317 342 317 342 317 342 317 342 317 317 317 317 317 317 317 317 317 317</to-
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) 311 (<to- 310 k In- 310 k In- 312 315 342 315 342 315 342 315 342 319 342 319 342 319 341 342 317 342 317 319 341 342 319 341 342 319 341 342 319 341 342 319 341 342 319 341 342 319 341 342 319 341 342 319 341 342 319 341 342 319 341 342 319 341 342 319 341 342 319 341 342 319 341 342 319 341 342 319 341 342 319 341 342 310 341 342 310 341 342 310 341 342 345 347 341 342 345 347 347 347 347 347 347 347 347 347 347</to-

EMAC1SA0 (Ethernet Controller MAC Station Address 0)
EMAC1SA1 (Ethernet Controller MAC Station Address 1)
EMAC1SA2 (Ethernet Controller MAC Station Address 2)
EMAC1SUPP (Ethernet Controller MAC PHY Support) . 313
EMAC1TEST (Ethernet Controller MAC Test)
Statistics)
ETHCON2 (Ethernet Controller Control 2)
ETHFCSERR (Ethernet Controller Frame Check Se-
quence Error Statistics)
OK Statistics)
ETHFRMTXOK (Ethernet Controller Frames Transmit-
ted OK Statistics) 300
ETHHT0 (Ethernet Controller Hash Table 0)
ETHHT1 (Ethernet Controller Hash Table 1)
ETHIRQ (Ethernet Controller Interrupt Request) 295
ETHMCOLFRM (Ethernet Controller Multiple Collision
Frames Statistics) 302
ETHPM0 (Ethernet Controller Pattern Match Offset) 290
ETHPMCS (Ethernet Controller Pattern Match Check- sum)
ETHRXFC (Ethernet Controller Receive Filter Configura-
tion)
ETHRXOVFLOW (Ethernet Controller Receive Overflow
Statistics)
ETHRXST (Ethernet Controller RX Packet Descriptor
Start Address)
Start Address)
Start Address)
Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297
Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor
Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) . 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199
Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) . 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201
Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) . 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183
Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) . 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91
Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) . 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91
Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) . 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSx (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90
Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) . 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSx (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90 IPCx (Interrupt Priority Control) 92
Start Address)287ETHRXWM (Ethernet Controller Receive Watermarks) .293ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics)Statistics)301ETHSTAT (Ethernet Controller Status)297ETHTXST (Ethernet Controller TX Packet Descriptor Start Address)287I2CxCON (I2C Control)199I2CxSTAT (I2C Status)201ICxCON (Input Capture 'x' Control)183IECx (Interrupt Enable Control)91IFSx (Interrupt Flag Status)91INTCON (Interrupt Status)90IPCx (Interrupt Priority Control)92NVMADDR (Flash Address)66
Start Address)287ETHRXWM (Ethernet Controller Receive Watermarks) .293ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics)Statistics)301ETHSTAT (Ethernet Controller Status)297ETHTXST (Ethernet Controller TX Packet Descriptor Start Address)287I2CxCON (I2C Control)199I2CxSTAT (I2C Status)201ICxCON (Input Capture 'x' Control)183IECx (Interrupt Enable Control)91IFSx (Interrupt Flag Status)91INTCON (Interrupt Control)89INTSTAT (Interrupt Status)90IPCx (Interrupt Priority Control)92NVMADDR (Flash Address)66NVMCON (Programming Control)65
Start Address)287ETHRXWM (Ethernet Controller Receive Watermarks) .293ETHSCOLFRM (Ethernet Controller Single CollisionFrames Statistics)301ETHSTAT (Ethernet Controller Status)297ETHTXST (Ethernet Controller TX Packet DescriptorStart Address)287I2CxCON (I2C Control)199I2CxSTAT (I2C Status)201ICxCON (Input Capture 'x' Control)183IECx (Interrupt Enable Control)91IFSx (Interrupt Flag Status)91INTCON (Interrupt Control)89INTSTAT (Interrupt Status)90IPCx (Interrupt Priority Control)92NVMADDR (Flash Address)66NVMCON (Programming Control)65NVMDATA (Flash Program Data)67
Start Address)287ETHRXWM (Ethernet Controller Receive Watermarks) .293ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics)301ETHSTAT (Ethernet Controller Status)297ETHTXST (Ethernet Controller TX Packet Descriptor Start Address)287I2CxCON (I2C Control)199I2CxSTAT (I2C Status)201ICxCON (Input Capture 'x' Control)183IECx (Interrupt Enable Control)91IFSx (Interrupt Flag Status)91INTCON (Interrupt Status)90IPCx (Interrupt Priority Control)92NVMADDR (Flash Address)66NVMCON (Programming Control)65
Start Address)287ETHRXWM (Ethernet Controller Receive Watermarks) .293ETHSCOLFRM (Ethernet Controller Single CollisionFrames Statistics)301ETHSTAT (Ethernet Controller Status)297ETHTXST (Ethernet Controller TX Packet DescriptorStart Address)287I2CxCON (I2C Control)199I2CxSTAT (I2C Status)201ICxCON (Input Capture 'x' Control)183IECx (Interrupt Enable Control)91IFSx (Interrupt Flag Status)91INTCON (Interrupt Control)89INTSTAT (Interrupt Status)90IPCx (Interrupt Priority Control)92NVMADDR (Flash Address)66NVMCON (Programming Control)65NVMATA (Flash Program Data)67NVMKEY (Programming Unlock)66NVMSRCADDR (Source Data Address)67OCxCON (Output Compare 'x' Control)187
Start Address)287ETHRXWM (Ethernet Controller Receive Watermarks) .293ETHSCOLFRM (Ethernet Controller Single CollisionFrames Statistics)301ETHSTAT (Ethernet Controller Status)297ETHTXST (Ethernet Controller TX Packet DescriptorStart Address)287I2CxCON (I2C Control)199I2CxSTAT (I2C Status)201ICxCON (Input Capture 'x' Control)183IECx (Interrupt Enable Control)91IFSx (Interrupt Flag Status)91INTCON (Interrupt Control)89INTSTAT (Interrupt Status)90IPCx (Interrupt Priority Control)92NVMADDR (Flash Address)66NVMCON (Programming Control)65NVMATA (Flash Program Data)67NVMKEY (Programming Unlock)66NVMSRCADDR (Source Data Address)67OCxCON (Output Compare 'x' Control)187OSCCON (Oscillator Control)97
Start Address)287ETHRXWM (Ethernet Controller Receive Watermarks) .293ETHSCOLFRM (Ethernet Controller Single CollisionFrames Statistics)301ETHSTAT (Ethernet Controller Status)297ETHTXST (Ethernet Controller TX Packet DescriptorStart Address)287I2CxCON (I2C Control)199I2CxSTAT (I2C Status)201ICxCON (Input Capture 'x' Control)183IECx (Interrupt Enable Control)91IFSx (Interrupt Flag Status)91INTCON (Interrupt Control)89INTSTAT (Interrupt Status)90IPCx (Interrupt Priority Control)92NVMADDR (Flash Address)66NVMCON (Programming Control)65NVMKEY (Programming Unlock)66NVMSRCADDR (Source Data Address)67OCxCON (Output Compare 'x' Control)187OSCCON (Oscillator Control)97OSCTUN (FRC Tuning)100
Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) . 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSx (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90 IPCx (Interrupt Priority Control) 92 NVMADDR (Flash Address) 66 NVMCON (Programming Control) 65 NVMSRCADDR (Source Data Address) 67 OCxCON (Output Compare 'x' Control) 187 OSCCON (Oscillator Control) 97 OSCTUN (FRC Tuning) 100 PFABT (Prefetch Cache Abort Statistics) 110
Start Address)287ETHRXWM (Ethernet Controller Receive Watermarks) .293ETHSCOLFRM (Ethernet Controller Single CollisionFrames Statistics)301ETHSTAT (Ethernet Controller Status)297ETHTXST (Ethernet Controller TX Packet DescriptorStart Address)287I2CxCON (I2C Control)199I2CxSTAT (I2C Status)201ICxCON (Input Capture 'x' Control)183IECx (Interrupt Enable Control)91IFSx (Interrupt Flag Status)91INTCON (Interrupt Control)89INTSTAT (Interrupt Status)90IPCx (Interrupt Priority Control)92NVMADDR (Flash Address)66NVMCON (Programming Control)65NVMKEY (Programming Unlock)66NVMSRCADDR (Source Data Address)67OCxCON (Output Compare 'x' Control)187OSCCON (Oscillator Control)97OSCTUN (FRC Tuning)100
Start Address)287ETHRXWM (Ethernet Controller Receive Watermarks) .293ETHSCOLFRM (Ethernet Controller Single CollisionFrames Statistics)301ETHSTAT (Ethernet Controller Status)297ETHTXST (Ethernet Controller TX Packet DescriptorStart Address)287I2CxCON (I2C Control)199I2CxSTAT (I2C Status)201ICxCON (Input Capture 'x' Control)183IECx (Interrupt Enable Control)91IFSx (Interrupt Flag Status)91INTCON (Interrupt Control)89INTSTAT (Interrupt Status)90IPCx (Interrupt Priority Control)92NVMADDR (Flash Address)66NVMCON (Programming Control)65NVMADATA (Flash Program Data)67NVMKEY (Programming Unlock)66NVMSRCADDR (Source Data Address)67OSCCON (Oscillator Control)97OSCTUN (FRC Tuning)100PFABT (Prefetch Cache Abort Statistics)110PMADDR (Parallel Port Address)217PMAEN (Parallel Port Control)213
Start Address)287ETHRXWM (Ethernet Controller Receive Watermarks) .293ETHSCOLFRM (Ethernet Controller Single CollisionFrames Statistics)301ETHSTAT (Ethernet Controller Status)297ETHTXST (Ethernet Controller TX Packet DescriptorStart Address)287I2CxCON (I2C Control)199I2CxSTAT (I2C Status)201ICxCON (Input Capture 'x' Control)183IECx (Interrupt Enable Control)91IFSx (Interrupt Flag Status)91INTCON (Interrupt Control)89INTSTAT (Interrupt Status)90IPCx (Interrupt Priority Control)92NVMADDR (Flash Address)66NVMCON (Programming Control)65NVMADATA (Flash Program Data)67OSCCON (Output Compare 'x' Control)187OSCCUN (Oscillator Control)97OSCTUN (FRC Tuning)100PFABT (Prefetch Cache Abort Statistics)110PMADDR (Parallel Port Address)217PMAEN (Parallel Port Control)213PMOOE (Parallel Port Mode)215
Start Address)287ETHRXWM (Ethernet Controller Receive Watermarks) .293ETHSCOLFRM (Ethernet Controller Single CollisionFrames Statistics)301ETHSTAT (Ethernet Controller Status)297ETHTXST (Ethernet Controller TX Packet DescriptorStart Address)287I2CxCON (I2C Control)199I2CxSTAT (I2C Status)201ICxCON (Input Capture 'x' Control)183IECx (Interrupt Enable Control)91IFSx (Interrupt Flag Status)91INTCON (Interrupt Control)89INTSTAT (Interrupt Status)90IPCx (Interrupt Priority Control)92NVMADDR (Flash Address)66NVMCON (Programming Control)65NVMADATA (Flash Program Data)67OCxCON (Output Compare 'x' Control)187OSCCON (Oscillator Control)97OSCTUN (FRC Tuning)100PFABT (Prefetch Cache Abort Statistics)110PMADDR (Parallel Port Address)217PMAEN (Parallel Port Control)213PMODE (Parallel Port Status (Slave Modes only)219
Start Address)287ETHRXWM (Ethernet Controller Receive Watermarks) .293ETHSCOLFRM (Ethernet Controller Single CollisionFrames Statistics)301ETHSTAT (Ethernet Controller Status)297ETHTXST (Ethernet Controller TX Packet DescriptorStart Address)287I2CxCON (I2C Control)199I2CxSTAT (I2C Status)201ICxCON (Input Capture 'x' Control)183IECx (Interrupt Enable Control)91IFSx (Interrupt Flag Status)91INTCON (Interrupt Control)89INTSTAT (Interrupt Status)90IPCx (Interrupt Priority Control)92NVMADDR (Flash Address)66NVMCON (Programming Control)65NVMADATA (Flash Program Data)67OSCCON (Output Compare 'x' Control)187OSCCUN (Oscillator Control)97OSCTUN (FRC Tuning)100PFABT (Prefetch Cache Abort Statistics)110PMADDR (Parallel Port Address)217PMAEN (Parallel Port Control)213PMOOE (Parallel Port Mode)215

RTCCON (RTC Control)	
RTCDATE (RTC Date Value)	228
RTCTIME (RTC Time Value)	227
SPIxCON (SPI Control)	
SPIxSTAT (SPI Status)	
T1CON (Type A Timer Control)	169
TPTMR (Temporal Proximity Timer)	
TxCON (Type B Timer Control)	
U1ADDR (USB Address)	
U1BDTP1 (USB BDT Page 1)	152
U1BDTP2 (USB BDT Page 2)	153
U1BDTP3 (USB BDT Page 3)	153
U1CNFG1 (USB Configuration 1)	154
U1CON (USB Control)	148
U1EIE (USB Error Interrupt Enable)	
U1EIR (USB Error Interrupt Status)	145
U1EP0-U1EP15 (USB Endpoint Control)	155
U1FRMH (USB Frame Number High)	
U1FRML (USB Frame Number Low)	150
U1IE (USB Interrupt Enable)	
U1IR (USB Interrupt)	
U1OTGCON (USB OTG Control)	141
U1OTGIE (USB OTG Interrupt Enable)	
U1OTGIR (USB OTG Interrupt Status)	
U1OTGSTAT (USB OTG Status)	140
U1PWRC (USB Power Control)	
U1SOF (USB SOF Threshold)	152
U1STAT (USB Status)	
U1TOK (USB Token)	151
UxMODE (UARTx Mode)	
UxSTA (UARTx Status and Control)	
WDTCON (Watchdog Timer Control)	179
Resets	
Revision History	
RTCALRM (RTC ALARM Control)	225

S

Serial Peripheral Interface (SPI)	189
Software Simulator (MPLAB X SIM)	349
Special Features	333

т

Timer1 Module Timer2/3, Timer4/5 Modules Timing Diagrams	-
10-bit Analog-to-Digital Conversion (ASAM = 0 ,	SS-
RC<2:0> = 000)	
10-bit Analog-to-Digital Conversion (ASAM = 1,	
RC<2:0> = 111, SAMC<4:0> = 00001)	
CAN I/O	385
EJTAG	398
External Clock	366
I/O Characteristics	369
I2Cx Bus Data (Master Mode)	381
I2Cx Bus Data (Slave Mode)	
I2Cx Bus Start/Stop Bits (Master Mode)	381
I2Cx Bus Start/Stop Bits (Slave Mode)	383
Input Capture (CAPx)	374
OCx/PWM	
Output Compare (OCx)	374
Parallel Master Port Read	395
Parallel Master Port Write	396
Parallel Slave Port	
SPIx Master Mode (CKE = 0)	
SPIx Master Mode (CKE = 1)	
SPIx Slave Mode (CKE = 0)	378

SPIx Slave Mode (CKE = 1))
Timer1, 2, 3, 4, 5 External Clock	2
UART Reception	Ļ
UART Transmission (8-bit or 9-bit Data)	ļ
Timing Requirements	
CLKO and I/O)
Timing Specifications	
CAN I/O Requirements	í
I2Cx Bus Data Requirements (Master Mode)	!
I2Cx Bus Data Requirements (Slave Mode)	
Input Capture Requirements	
Output Compare Requirements	ŀ
Simple OCx/PWM Mode Requirements)
SPIx Master Mode (CKE = 0) Requirements	i
SPIx Master Mode (CKE = 1) Requirements	·
SPIx Slave Mode (CKE = 1) Requirements)
SPIx Slave Mode Requirements (CKE = 0)	5

U

UART	203
USB On-The-Go (OTG)	. 133

V

VCAP pin	
Voltage Reference Specifications	365
Voltage Regulator (On-Chip)	343

W

Watchdog Timer (WDT)	177
WWW Address	
WWW, On-Line Support	23

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PIC32 MX 5XX F 512 H T - 80 I/PT - XXX Example: Microchip Brand		
Flash Memory Family		
Architecture	MX = 32-bit RISC MCU core	
Product Groups	5XX = General purpose microcontroller family 6XX = General purpose microcontroller family 7XX = General purpose microcontroller family	
Flash Memory Family	F = Flash program memory	
Program Memory Size	64 = 64K 128 = 128K 256 = 256K 512 = 512K	
Pin Count	H = 64-pin L = 100-pin, 121-pin, 124-pin	
Speed (see Note 1)	Blank or 80 = 80 MHz	
Temperature Range	I = -40°C to +85°C (Industrial) V = -40°C to +105°C (V-Temp)	
Package	PT = 64-Lead (10x10x1 mm) TQFP (Thin Quad Flatpack) PT = 100-Lead (12x12x1 mm) TQFP (Thin Quad Flatpack) PF = 100-Lead (14x14x1 mm) TQFP (Thin Quad Flatpack) MR = 64-Lead (9x9x0.9 mm) QFN (Plastic Quad Flat) BG = 121-Lead (10x10x1.1 mm) TFBGA (Plastic Thin Profile Ball Grid Array) TL = 124-Lead (9x9x0.9 mm) VTLA (Very Thin Leadless Array)	
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample	
Note 1: This option is not available for PIC32MX534/564/664/764 devices.		

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0958-8



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431 China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820