# 16-bit Proprietary Microcontroller

**CMOS** 

## F<sup>2</sup>MC-16LX MB90350 Series

MB90F351(S), MB90F352(S), MB90F351A(S), MB90F351TA(S), MB90F352A(S), MB90F352TA(S), MB90F356A(S), MB90F356TA(S), MB90F357TA(S), MB90351A(S), MB90351TA(S), MB90352A(S), MB90352TA(S), MB90356A(S), MB90356TA(S), MB90357TA(S), MB90357TA(S), MB90V340A-101/102/103/104

#### ■ DESCRIPTION

The MB90350-series with 1 channel FULL-CAN\* interface and Flash ROM is especially designed for automotive and industrial applications. Its main feature is the on-board CAN interface, which conforms to V2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach. With the new 0.35  $\mu$ m CMOS technology, Fujitsu now offers on-chip Flash-ROM program memory up to 128 Kbytes.

The power supply (3 V) is supplied to the internal MCU core from an internal regulator circuit. This creates a major advantage in terms of EMI and power consumption.


The internal PLL clock frequency multiplier provides an internal 42 ns instruction execution time from an external 4 MHz clock. Also, the clock monitor function can monitor main clock and sub clock independently.

As the peripheral resources, the unit features a 4-channel Output Compare Unit, 6-channel Input Capture Unit, 2 separate 16-bit freerun timers, 2-channel UART and 15-channel 8/10-bit A/D converter.

\*: Controller Area Network (CAN) - License of Robert Bosch GmbH

Note: F<sup>2</sup>MC stands for FUJITSU Flexible Microcontroller, a registered trademark of FUJITSU LIMITED.

### PACKAGES





#### **■ FEATURES**

#### Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 6 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 24 MHz).
- Operation by sub clock (up to 50 kHz: 100 kHz oscillation clock divided by two) is allowed. (devices without S-suffix only)
- Minimum execution time of instruction: 42 ns (when operating with 4-MHz oscillation clock, and 6-time multiplied PLL clock).
- · Built-in clock modulation circuit

### • 16 Mbytes CPU memory space

24-bit internal addressing

### • Clock monitor function (MB90x356x and MB90x357x only)

- Main clock or sub clock is monitored independently.
- Internal CR oscillation clock (100 kHz typical) can be used as sub clock.

### • Instruction system best suited to controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions with sign and RETI instructions
- Enhanced high-precision computing with 32-bit accumulator

### • Instruction system compatible with high-level language (C language) and multitask

- Employing system stack pointer
- · Enhanced various pointer indirect instructions
- · Barrel shift instructions

### Increased processing speed

• 4-byte instruction queue

#### • Powerful interrupt function

- Powerful 8-level, 34-condition interrupt feature
- Up to 8 channels external interrupts are supported.

### Automatic data transfer function independent of CPU

- Extended intelligent I/O service function (El<sup>2</sup>OS): up to 16 channels
- DMA: up to 16 channels

#### • Low power consumption (standby) mode

- Sleep mode (a mode that halts CPU operating clock)
- Main timer mode (a timebase timer mode switched from the main clock mode)
- PLL timer mode (a timebase timer mode switched from the PLL clock mode)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU intermittent operation mode

#### Process

CMOS technology

#### • I/O port

- General-purpose input/output port (CMOS output)
  - 49 ports (devices without S-suffix : devices that correspond to sub clock)
  - 51 ports (devices with S-suffix : devices that do not correspond to sub clock)

#### • Sub clock pin (X0A, X1A)

- Yes (using the external oscillation) : devices without S-suffix
- No (using the sub clock mode at internal CR oscillation) : devices with S-suffix

#### Timer

- Timebase timer, watch timer, watchdog timer: 1 channel
- 8/16-bit PPG timer: 8-bit × 10 channels or 16-bit × 6 channels
- 16-bit reload timer: 4 channels
- 16- bit input/output timer
  - 16-bit freerun timer: 2 channels (FRT0: ICU0/1, FRT1: ICU 4/5/6/7, OCU 4/5/6/7)
  - 16- bit input capture: (ICU): 6 channels
  - 16-bit output compare : (OCU) : 4 channels

### • FULL-CAN interface : 1 channel

- Compliant with Ver2.0 part A and Ver2.0 part B CAN specifications
- Flexible message buffering (mailbox and FIFO buffering can be mixed)
- CAN wake-up function

### • UART (LIN/SCI): 2 channels

- · Equipped with full-duplex double buffer
- · Clock-asynchronous or clock-synchronous serial transmission is available.

### • I2C interface\*: 1 channel

• Up to 400 Kbit/s transfer rate

#### • DTP/External interrupt: 8 channels, CAN wakeup: 1 channel

 Module for activation of extended intelligent I/O service (EI<sup>2</sup>OS), DMA, and generation of external interrupt by external input.

#### • Delay interrupt generator module

· Generates interrupt request for task switching.

### • 8/10-bit A/D converter : 15 channels

- Resolution is selectable between 8-bit and 10-bit.
- Activation by external trigger input is allowed.
- Conversion time: 3 μs (at 24-MHz machine clock, including sampling time)

### Program patch function

· Address matching detection for 6 address pointers.

#### Capable of changing input voltage level for port

- Automotive/CMOS-Schmitt (initial level is Automotive in single chip mode)
- TTL level (corresponds to external bus pins only, initial level of these pins is TTL in external bus mode)

#### Low voltage/CPU operation detection reset (devices with T-suffix)

- Detects low voltage (4.0 V ± 0.3 V) and resets automatically
- Resets automatically when program is runaway and counter is not cleared within interval time (approx. 262 ms: external 4 MHz)

### (Continued)

### • Dual operation flash memory (only flash memory devices with A-suffix)

• Erase/write and read can be executed in the different bank (Upper Bank/Lower Bank) at the same time.

### • Models that support + 125 °C

- Devices without A-suffix (excluding evaluation device) : The maximum operating frequency is 16 MHz (at  $T_A = +125$  °C).
- Devices with A-suffix (excluding evaluation device) : The maximum operating frequency is 24 MHz (at  $T_A = +125$  °C).

### • Flash security function

• Protects the content of Flash memory (MB90F352x and MB90F357x only)

### • External bus interface

• 4 Mbytes external memory space

#### \*: I2C license:

Purchase of Fujitsu I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use, these components in an I<sup>2</sup>C system provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

### **■ PRODUCT LINEUP 1**

| Part Number                                  | MD00E3E4   | MD0053546   | MB005254.A   | MD00E354TA                | MD005354 A C               | MD005054740                              |  |
|--|--|---|--|---------------------------|----------------------------|--|--|
| Parameter                                    | MB90F351,<br>MB90F352  | MB90F351S,<br>MB90F352S   | MB90F351A,<br>MB90F352A  | MB90F351TA,<br>MB90F352TA | MB90F351AS,<br>MB90F352AS  | MB90F351TAS,<br>MB90F352TAS              |  |
| CPU  |  |   | F <sup>2</sup> MC-16   | SLX CPU                   | <u>I</u>                   | <u>I</u>                                 |  |
| System clock                                 |  |   | $(\times 1, \times 2, \times 3, \times 4,$<br>n time : 42 ns ( |                           |                            | 6)                                       |  |
| ROM  | Flash memory<br>64Kbytes: M<br>128Kbytes: M  | 1B90F351(S)   | 64Kbytes: N  | \ ,,                      | MB90F351TA(<br>MB90F352TA( | ,  |  |
| RAM  |  |   | 4 Kb   | ytes                      |                            |  |  |
| Emulator-specific power supply*1             |  |   | _  | _                         |                            |  |  |
| Sub clock pin<br>(X0A, X1A)<br>(Max 100 kHz) | Yes  | No  | Y  | es                        | N                          | lo                                       |  |
| Clock monitor function                       |  |   | N  | lo                        |                            |  |  |
| Low voltage/CPU operation detection reset    | N  | lo  | No   | Yes                       | No                         | Yes                                      |  |
| Operating voltage range                      | 4.0 V to 5.5 V   | 3.5 V to 5.5 V : at normal operating (not using A/D converter) 4.0 V to 5.5 V : at using A/D converter/Flash programming 4.5 V to 5.5 V : at using external bus |  |                           |                            |  |  |
| Operating temperature range                  | -40 °C to +10<br>up to 16 MHz r  | 5 °C (+125 °C<br>machine clock)   |  | –40 °C to                 | ) +125 °C                  |  |  |
| Package                                      |  |   | LQF  | P-64                      |                            |  |  |
|  |  |   | 2 cha  | nnels                     |                            |  |  |
| UART   | Special synchi   | ronous options  | ngs using a deo<br>for adapting to<br>er as master or          | different synch           | ronous serial pr           | rotocols                                 |  |
| I <sup>2</sup> C (400 Kbps)                  |  |   | 1 cha  | annel                     |                            |  |  |
|  |  |   | 15 cha   | annels                    |                            |  |  |
| A/D Converter                                | 10-bit or 8-bit in Conversion time   |   | cludes sample  | time (per one o           | channel)                   |  |  |
| 16-bit Reload Timer (4 channels)             |  | ck frequency : for<br>rnal Event Cou  | sys/2¹, fsys/2³, f<br>nt function.                             | $sys/2^5$ (fsys = 1       | Machine clock f            | requency)                                |  |
|  | I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.   |   |  |                           |                            |  |  |
| 16-bit I/O Timer<br>(2 channels)             | Signals an interrupt when overflowing.  Supports Timer Clear when a match with Output Compare (Channel 0, 4).  Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴, fsys/2⁵, fsys (fsys = Machine clock frequency) |   |  |                           |                            | sys/2 <sup>6</sup> , fsys/2 <sup>7</sup> |  |
| 16-bit Output                                | _  |   | 4 cha  | nnels                     |                            |  |  |
| Compare                                      |  |   | bit I/O Timer m<br>an be used to g                             |                           |                            | gisters.                                 |  |

| Part Number           |  |                                      |                                   |                           |                              |                             |  |  |
|-----------------------|--|--------------------------------------|-----------------------------------|---------------------------|------------------------------|-----------------------------|--|--|
|                       | MB90F351,<br>MB90F352  | MB90F351S,<br>MB90F352S              | MB90F351A,<br>MB90F352A           | MB90F351TA,<br>MB90F352TA | MB90F351AS,<br>MB90F352AS    | MB90F351TAS,<br>MB90F352TAS |  |  |
| Parameter             |  | 6 channels                           |                                   |                           |                              |                             |  |  |
| 4C hit lanut Conture  |  |                                      |                                   |                           |                              |                             |  |  |
| 16-bit Input Capture  | Retains freerui<br>interrupt.  | n timer value by                     | r (rising edge, fa                | alling edge or ris        | sing & falling ed            | ge), signals an             |  |  |
|                       |  | 6 ch                                 | nannels (16-bit)                  |                           | 3-bit)                       |                             |  |  |
|                       |  | 8-hit r                              | 8-bit reload o<br>eload registers | counters × 12             | th × 12                      |                             |  |  |
| 8/16-bit              |  |                                      | eload registers                   |                           |                              |                             |  |  |
| Programmable Pulse    | Supports 8-bit   | and 16-bit ope                       | ration modes.                     | <u> </u>                  |                              |                             |  |  |
| Generator             | A pair of 8-bit  | reload counters                      | can be configu                    | ured as one 16-           | bit reload coun              | ter or as                   |  |  |
|                       |  | + 8-bit reload                       |                                   | - 102 for 103 for         | /04 400 ··                   | @f 4 MALI-                  |  |  |
|                       |  | ck frequency : 19<br>ne clock freque |                                   |                           | /s/2⁴ or 128 μs@<br>equency) | @fosc = 4 MHZ               |  |  |
|                       |  |                                      | 1 cha                             | annel                     |                              |                             |  |  |
|                       |  | AN Specification                     |                                   | Part A and B.             |                              |                             |  |  |
|                       | Automatic re-transmission in case of error   |                                      |                                   |                           |                              |                             |  |  |
| CAN Interface         | Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID   |                                      |                                   |                           |                              |                             |  |  |
|                       | Supports multiple messages.  |                                      |                                   |                           |                              |                             |  |  |
|                       | Flexible configuration of acceptance filtering :   |                                      |                                   |                           |                              |                             |  |  |
|                       | Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.  |                                      |                                   |                           |                              |                             |  |  |
|                       | Supports up to   | о т іміррѕ.                          | 0 .1.                             | 1 .                       |                              |                             |  |  |
| Fretamo el linto munt | 8 channels   |                                      |                                   |                           |                              |                             |  |  |
| External Interrupt    | Can be used rising edge, falling edge, starting up by H/L level input, external interrupt, extended intelligent I/O services (El <sup>2</sup> OS) and DMA. |                                      |                                   |                           |                              |                             |  |  |
| D/A converter         |  |                                      | _                                 | _                         |                              |                             |  |  |
|                       |  | ternal pins can                      | be used as ger                    | eral purpose I/           | O port.                      |                             |  |  |
| I/O Dowto             | All push-pull outputs  |                                      |                                   |                           |                              |                             |  |  |
| I/O Ports             | Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs   |                                      |                                   |                           |                              |                             |  |  |
|                       | TTL input level settable for external bus (only for external bus pin)  |                                      |                                   |                           |                              |                             |  |  |
|                       | Supports automatic programming, Embedded Algorithm <sup>TM*2</sup>   |                                      |                                   |                           |                              |                             |  |  |
|                       | Write/Erase/Erase-Suspend/Resume commands  |                                      |                                   |                           |                              |                             |  |  |
|                       | A flag indicating completion of the algorithm  |                                      |                                   |                           |                              |                             |  |  |
| Flash Memory          | Number of erase cycles: 10,000 times  Data retention time: 10 years  |                                      |                                   |                           |                              |                             |  |  |
| 1 lasti Welliory      | Boot block configuration   |                                      |                                   |                           |                              |                             |  |  |
|                       | Erase can be performed on each block.  |                                      |                                   |                           |                              |                             |  |  |
|                       | Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F352x only)                         |                                      |                                   |                           |                              |                             |  |  |
|                       |  |                                      | otecting the con                  | itent of the Flas         | sn (MB90F352x                | only)                       |  |  |
| Corresponding EVA     | MB90V340A-<br>102  | MB90V340A-<br>101                    | MB90V3                            | 40A-102                   | MB90V3                       | 40A-101                     |  |  |
| name                  | 102  | 101                                  |                                   |                           |                              |                             |  |  |

<sup>\*1:</sup> It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

<sup>\*2:</sup> Embedded Algorithm is a trademark of Advanced Micro Devices Inc.

### ■ PRODUCT LINEUP 2

| Part Number                                  | MB90351A,  | MB90351TA,   | MB90351AS,   | MB90351TAS,           | MB90V340A-                  | MB90V340A-                      |  |
|--|--|--|--|-----------------------|-----------------------------|---------------------------------|--|
| Parameter                                    | MB90352A   | MB90352TA  | MB90352AS  | MB90352TAS            | 101                         | 102                             |  |
| CPU  |  |  | F <sup>2</sup> MC-16   | SLX CPU               |                             |                                 |  |
| System clock                                 | •  |  | $\times$ 1, $\times$ 2, $\times$ 3, $\times$ 4, n time : 42 ns ( |                       | LL stops)<br>x 4 MHz, PLL × | 6)                              |  |
| ROM  | •  | 1B90351A(S), N<br>1B90352A(S), N   | ` ,  |                       | Exte                        | ernal                           |  |
| RAM  |  | 4 Kk   | oytes  |                       | 30 K                        | bytes                           |  |
| Emulator-specific power supply*              |  | _  | _  |                       | Y                           | es                              |  |
| Sub clock pin<br>(X0A, X1A)<br>(Max 100 kHz) | Y  | es   | N  | lo                    | No                          | Yes                             |  |
| Clock monitor function                       |  |  | N  | lo                    |                             |                                 |  |
| Low voltage/CPU operation detection reset    | No   | Yes  | No   | Yes                   | N                           | lo                              |  |
| Operating voltage range                      | 4.0 V to 5.5 V   | $3.5 \text{ V to } 5.5 \text{ V}$ : at normal operating (not using A/D converter) 4.0 V to $5.5 \text{ V}$ : at using A/D converter 5 V $\pm$ 10% 4.5 V to $5.5 \text{ V}$ : at using external bus   |  |                       |                             |                                 |  |
| Operating temperature range                  |  | −40 °C to  | +125 °C  |                       | _                           |                                 |  |
| Package                                      |  | LQF  | P-64   |                       | PGA                         | 299                             |  |
|  |  |  | innels   |                       |                             | innels                          |  |
| UART   | Special synch  | ronous options   | ngs using a deo<br>for adapting to<br>er as master or            | different synch       | ronous serial pr            | rotocols                        |  |
| I <sup>2</sup> C (400 Kbps)                  |  | 1 cha  | annel  |                       | 2 cha                       | innels                          |  |
|  |  | 15 ch  | annels   |                       | 24 ch                       | annels                          |  |
| A/D Converter                                | 10-bit or 8-bit Conversion tin   |  | cludes sample  | time (per one o       | channel)                    |                                 |  |
| 16-bit Reload Timer (4 channels)             |  | ck frequency : for<br>rnal Event Cou   |  | fsys/ $2^5$ (fsys = 1 | Machine clock f             | requency)                       |  |
| 16-bit I/O Timer                             | I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.  I/O Timer 0 corresponds ICU 0/1/2/3, OCU 0/1/2/2/3, OCU 0/1/2/2/3, OCU 0/1/2/2/3, OCU 0/1/2/2/3, OCU 0/1/2/2/3, OCU 0/1/2/ |  |  |                       |                             | 3, OĊU 0/1/2/3.<br>rresponds to |  |
| (2 channels)                                 | Supports Time<br>Operation cloc  | Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴, fsys/2⁵, fsys/2⁵, fsys/2⁵ (fsys = Machine clock frequency) |  |                       |                             |                                 |  |

| Part Number Parameter          | MB90351A,<br>MB90352A   | MB90351TA,<br>MB90352TA  | MB90351AS,<br>MB90352AS   | MB90351TAS,<br>MB90352TAS | MB90V340A-<br>101 | MB90V340A-<br>102 |  |  |
|--------------------------------|---|--|---|---------------------------|-------------------|-------------------|--|--|
| 401110                         |   | 4 cha  | annels  |                           | 8 cha             | innels            |  |  |
| 16-bit Output<br>Compare       |   |  | bit I/O Timer man be used to g  |                           |                   | ers.              |  |  |
|                                |   | 6 cha  | nnels   |                           | 8 cha             | innels            |  |  |
| 16-bit Input Capture           | Retains freerui   | n timer value by   | / (rising edge, fa  | alling edge or ris        | sing & falling ed | ge), signals an   |  |  |
| 8/16-bit<br>Programmable Pulse | 8-bit re  | annels (16-bit)<br>8-bit reload o<br>eload registers<br>eload registers                    | 8 channels (16-bit)/ 16 channels (8-bit) 8-bit reload counters × 16 8-bit reload registers for L pulse width × 16 8-bit reload registers for H pulse width × 16 |                           |                   |                   |  |  |
| Generator                      | Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴ or 128 μs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency) |  |   |                           |                   |                   |  |  |
|                                |   | 1 cha  | 3 cha   | innels                    |                   |                   |  |  |
| CAN Interface                  | Automatic re-ti<br>Automatic tran<br>Prioritized 16 r<br>Supports multi<br>Flexible config  | ransmission in smission responsessage buffer ple messages. uration of accepare/Full bit ma | onding to Remors for data and   | te Frame<br>D             |                   |                   |  |  |
|                                |   | 8 cha  | nnels   |                           | 16 ch             | annels            |  |  |
| External Interrupt             |   |  | ng edge, startir<br>ces (El²OS) and   |                           | vel input, extern | al interrupt,     |  |  |
| D/A converter                  |   | _  |   |                           | 2 cha             | innels            |  |  |
| I/O Ports                      | Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)   |  |   |                           |                   |                   |  |  |
| Flash Memory                   |   |  |   | _                         |                   |                   |  |  |
| Corresponding EVA name         | MB90V3  | 40A-102  | MB90V3  | 340A-101                  | _                 | _                 |  |  |

<sup>\*:</sup> It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

### **■ PRODUCT LINEUP 3**

| Part Number                               | MB90F356A,   | MB90F356TA,   | MB90F356AS,                        | MB90F356TAS,                        |  |  |  |
|---|--|---|------------------------------------|-------------------------------------|--|--|--|
| Parameter                                 | MB90F357A  | MB90F357TA  | MB90F357AS                         | MB90F357TAS                         |  |  |  |
| CPU                                       | F <sup>2</sup> MC-16LX CPU   |   |                                    |                                     |  |  |  |
| System clock                              |  | Itiplier ( $\times$ 1, $\times$ 2, $\times$ 3, $\times$ 4, xecution time : 42 ns (      |                                    |                                     |  |  |  |
| ROM                                       |  | nemory<br>56A(S), MB90F356TA(<br>57A(S), MB90F357TA(                                    |                                    |                                     |  |  |  |
| RAM                                       |  | 4 Kb  | ytes                               |                                     |  |  |  |
| Emulator-specific power supply*1          |  | _   | _                                  |                                     |  |  |  |
| Sub clock pin<br>(X0A, X1A)               | Ye   | es  | _ ·                                | lo<br>tion can be used as<br>clock) |  |  |  |
| Clock monitor function                    |  | Yo  | es                                 |                                     |  |  |  |
| Low voltage/CPU operation detection reset | No   | Yes   | No                                 | Yes                                 |  |  |  |
| Operating voltage range                   |  | mal operating (not using A/D converter/Flashing external bus                            |                                    |                                     |  |  |  |
| Operating temperature range               |  | −40 °C to   | ) +125 °C                          |                                     |  |  |  |
| Package                                   |  | LQF   | P-64                               |                                     |  |  |  |
| UART                                      | Special synchronous  | 2 cha<br>ate settings using a dec<br>options for adapting to<br>ong either as master or | different synchronous              | serial protocols                    |  |  |  |
| I <sup>2</sup> C (400 Kbps)               | LIN Tunctionality worki  |   | annel                              |                                     |  |  |  |
| Τ Ο (400 Πορο)                            |  |   | annels                             |                                     |  |  |  |
| A/D Converter                             | 10-bit or 8-bit resolution Conversion time : Min   | on<br>3 μs includes sample  | time (per one channel)             | )                                   |  |  |  |
| 16-bit Reload Timer (4 channels)          | Operation clock freque<br>Supports External Eve  | ency: fsys/21, fsys/23, fent Count function.  | sys/2 <sup>5</sup> (fsys = Machine | e clock frequency)                  |  |  |  |
| 10 1 1/10 T                               | I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.   |   |                                    |                                     |  |  |  |
| 16-bit I/O Timer<br>(2 channels)          | Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴, fsys/2⁵, fsys/2⁵, fsys/2⁵ (fsys = Machine clock frequency) |   |                                    |                                     |  |  |  |
| 16-bit Output                             |  |   | nnels                              |                                     |  |  |  |
| Compare                                   |  | hen 16-bit I/O Timer m<br>isters can be used to g                                       | •                                  |                                     |  |  |  |

| Part Number                     | MB90F356A,  | MB90F356TA,   | MB90F356AS,                | MB90F356TAS,            |  |  |  |
|---------------------------------|---|---|----------------------------|-------------------------|--|--|--|
| Parameter                       | MB90F357A   | MB90F357TA  | MB90F357AS                 | MB90F357TAS             |  |  |  |
|                                 |   | 6 cha   | nnels                      |                         |  |  |  |
| 16-bit Input Capture            | Retains freerun timer vinterrupt.   | alue by (rising edge, fa  | ılling edge or rising & fa | lling edge), signals an |  |  |  |
| 8/16-bit                        |   | 6 channels (16-bit)<br>8-bit reload of<br>8-bit reload registers<br>8-bit reload registers  | counters × 12              |                         |  |  |  |
| Programmable Pulse<br>Generator | A pair of 8-bit reload of 8-bit prescaler + 8-bit Operation clock freque  | Supports 8-bit and 16-bit operation modes.  A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter.  Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴ or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency) |                            |                         |  |  |  |
|                                 |   | 1 cha   | annel                      | <u>,</u>                |  |  |  |
| CAN Interface                   | Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.   |   |                            |                         |  |  |  |
|                                 | 8 channels  |   |                            |                         |  |  |  |
| External Interrupt              |   | ge, falling edge, startin<br>O services (El²OS) and   |                            | , external interrupt,   |  |  |  |
| D/A converter                   |   | -   | _                          |                         |  |  |  |
| I/O Ports                       | Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)  |   |                            |                         |  |  |  |
| Flash Memory                    | Supports automatic programming, Embedded Algorithm <sup>TM*2</sup> Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10,000 times Data retention time: 10 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F357x only) |   |                            |                         |  |  |  |
| Corresponding EVA name          | MB90V3  | 40A-104   | MB90V3                     | 340A-103                |  |  |  |

<sup>\*1:</sup> It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

<sup>\*2:</sup> Embedded Algorithm is a trademark of Advanced Micro Devices Inc.

### **■ PRODUCT LINEUP 4**

| Part Number                               | MB90356A,   | MB90356TA,  | MB90356AS,   | MB90356TAS,                           | MB90V340A-  | MB90V340A- |  |  |
|---|---|---|--|---------------------------------------|---|------------|--|--|
| Parameter                                 | MB90357A  | MB90357TA   | MB90357AS  | MB90357TAS                            | 103   | 104        |  |  |
| CPU                                       |   | F <sup>2</sup> MC-16LX CPU  |  |                                       |   |            |  |  |
| System clock                              |   |   | $\times$ 1, $\times$ 2, $\times$ 3, $\times$ 4, n time : 42 ns (   |                                       | LL stops)<br>x 4 MHz, PLL ×                                       | 6)         |  |  |
| ROM                                       |   | 1B90356A(S), N<br>1B90357A(S), N  |  |                                       | Exte  | ernal      |  |  |
| RAM                                       |   | 4 Kb  | oytes  |                                       | 30 K  | bytes      |  |  |
| Emulator-specific power supply*           |   | _   | _  |                                       | Y   | es         |  |  |
| Sub clock pin<br>(X0A, X1A)               | Y   | 98  | (internal CR o   | lo<br>oscillation can<br>s sub clock) | No<br>(internal CR<br>oscillation<br>can be used<br>as sub clock) | Yes        |  |  |
| Clock monitor function                    |   |   | Y  | es                                    |   |            |  |  |
| Low voltage/CPU operation detection reset | No  | Yes   | No   | Yes                                   | N   | lo         |  |  |
| Operating voltage range                   | 3.5 V to 5.5 V : at normal operating (not using A/D converter) 4.0 V to 5.5 V : at using A/D converter 5 V $\pm$ 10% 4.5 V to 5.5 V : at using external bus |   |  |                                       |   |            |  |  |
| Operating temperature range               |   | –40 °C to   | +125 °C  |                                       | _   | _          |  |  |
| Package                                   |   | LQF   | P-64   |                                       | PGA   | -299       |  |  |
| UART                                      | Special synchi  | baud rate setti   | nnels<br>ngs using a dec<br>for adapting to<br>er as master or   | different synch                       | ı<br>imer<br>ronous serial pr                                     | rotocols   |  |  |
| I <sup>2</sup> C (400 Kbps)               |   |   | annel  |                                       |   | innels     |  |  |
| A/D Converter                             | 10-bit or 8-bit in Conversion time  | resolution  | annels<br>cludes sample  | time (per one o                       |   | annels     |  |  |
| 16-bit Reload Timer<br>(4 channels)       | Operation cloc  | •   | sys/2 <sup>1</sup> , fsys/2 <sup>3</sup> , f   | .,                                    | Machine clock f   | requency)  |  |  |
| 16-bit I/O Timer                          | I/O Timer 1 (cl   | ock input FRCk<br>ock input FRCk  | I/O Timer 0 corresponds to<br>ICU 0/1/2/3, OCU 0/1/2/3.<br>I/O Timer 1 corresponds to<br>ICU 4/5/6/7, OCU 4/5/6/7. |                                       |   |            |  |  |
| (2 channels)                              | Supports Time<br>Operation cloc   | Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁵, fsys/2⁵, fsys/2⁵ (fsys = Machine clock frequency) |  |                                       |   |            |  |  |

| Part Number Parameter          | MB90356A,<br>MB90357A   | MB90356TA,<br>MB90357TA   | MB90356AS,<br>MB90357AS  | MB90356TAS,<br>MB90357TAS | MB90V340A-<br>103 | MB90V340A-<br>104 |  |
|--------------------------------|---|---|--|---------------------------|-------------------|-------------------|--|
| 16-bit Output                  |   | 4 cha   | innels   |                           | 8 cha             | nnels             |  |
| Compare                        |   |   | bit I/O Timer m<br>an be used to g   |                           | put compare re    | gisters.          |  |
|                                |   | 6 cha   | innels   |                           | 8 cha             | nnels             |  |
| 16-bit Input Capture           | Retains freerui   | n timer value by  | / (rising edge, fa   | alling edge or ris        | sing & falling ed | ge), signals an   |  |
| 8/16-bit<br>Programmable Pulse | 8-bit re  | annels (16-bit)<br>8-bit reload o<br>eload registers<br>eload registers | 8 channels (16-bit)/16 channels (8-bit) 8-bit reload counters × 16 8-bit reload registers for L pulse width × 16 8-bit reload registers for H pulse width × 16 |                           |                   |                   |  |
| Generator                      | Supports 8-bit and 16-bit operation modes.  A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter.  Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴ or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)                   |   |  |                           |                   |                   |  |
|                                |   | 1 cha   | 3 cha  | nnels                     |                   |                   |  |
| CAN Interface                  | Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps. |   |  |                           |                   |                   |  |
|                                |   | 8 cha   | innels   |                           | 16 ch             | annels            |  |
| External Interrupt             |   |   | ng edge, startir<br>ces (El²OS) and  |                           | vel input, extern | al interrupt,     |  |
| D/A converter                  |   | _   | _  |                           | 2 cha             | nnels             |  |
| I/O Ports                      | Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)  |   |  |                           |                   |                   |  |
| Flash Memory                   |   |   | _  | _                         |                   |                   |  |
| Corresponding EVA name         | MB90V3  | 40A-104   | MB90V3   | 40A-103                   | _                 | _                 |  |

<sup>\*:</sup> It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

### ■ PACKAGES AND PRODUCT CORRESPONDENCE

| Package                               | MB90V340A<br>-101<br>-102<br>-103<br>-104 | MB90F351<br>MB90F351S<br>MB90F352<br>MB90F352S | MB90F351A (S) , MB90F351TA (S) MB90F352A (S) , MB90F352TA (S) MB90F356A (S) , MB90F356TA (S) MB90F357A (S) , MB90F357TA (S) MB90351A (S) , MB90351TA (S) MB90352A (S) , MB90352TA (S) MB90356A (S) , MB90356TA (S) MB90357A (S) , MB90357TA (S) |
|---------------------------------------|---|--|---|
| PGA-299C-A01                          | 0   | ×  | ×   |
| FPT-64P-M09<br>(12 mm, 0.65 mm pitch) | ×   | 0  | ×   |
| FPT-64P-M23<br>(12 mm, 0.65 mm pitch) | ×   | ×  | 0   |
| FPT-64P-M24<br>(10 mm, 0.50 mm pitch) | ×   | ×  | O*  |


<sup>\*:</sup> This device is under development.

 $\bigcirc$  : Yes,  $\times$  : No

Note: Refer to "■ PACKAGE DIMENSIONS" for detail of each package.

### **■ PIN ASSIGNMENTS**

MB90F351(S), MB90F352(S), MB90F351A(S), MB90F351TA(S), MB90F352A(S), MB90F352TA(S), MB90F356A(S), MB90F356TA(S), MB90F357A(S), MB90F357TA(S), MB90351A(S), MB90352TA(S), MB90352TA(S), MB90356TA(S), MB90357TA(S), MB907TA(S), MB907TA(



### **■ PIN DESCRIPTION**

| Pin No. | Din nama  | Circuit | Function  |
|---------|---|---------|---|
| LQFP64* | Pin name  | type    | Function  |
| 46      | X1  | ۸       | Oscillation output pin  |
| 47      | X0  | Α       | Oscillation input pin   |
| 45      | RST   | Е       | Reset input pin   |
|         | P62 to P67  |         | General purpose I/O ports   |
|         | AN2 to AN7  |         | Analog input pins for A/D converter   |
| 3 to 8  | PPG4 (5), 6 (7),<br>8 (9), A (B),<br>C (D), E (F) | l       | Output pins for PPGs  |
|         | P50   |         | General purpose I/O port  |
| 9       | AN8   | 0       | Analog input pin for A/D converter  |
|         | SIN2  |         | Serial data input pin for UART2   |
|         | P51   |         | General purpose I/O port  |
| 10      | AN9   | I       | Analog input pin for A/D converter  |
|         | SOT2  |         | Serial data output pin for UART2  |
|         | P52   |         | General purpose I/O port  |
| 11      | AN10  | I       | Analog input pin for A/D converter  |
|         | SCK2  |         | Serial clock I/O pin for UART2  |
|         | P53   |         | General purpose I/O port  |
| 12      | AN11  | I       | Analog input pin for A/D converter  |
|         | TIN3  |         | Event input pin for reload timer3   |
|         | P54   |         | General purpose I/O port  |
| 13      | AN12  | I       | Analog input pin for A/D converter  |
|         | TOT3  |         | Output pin for reload timer3  |
| 14, 15  | P55, P56  | ı       | General purpose I/O ports   |
| 14, 15  | AN13, AN14  | ļ       | Analog input pins for A/D converter   |
|         | P42   |         | General purpose I/O port  |
| 16      | IN6   | F       | Data sample input pin for input capture ICU6  |
| 10      | RX1   | Г       | RX input pin for CAN1   |
|         | INT9R   |         | External interrupt request input pin for INT9   |
|         | P43   |         | General purpose I/O port  |
| 17      | IN7   | F       | Data sample input pin for input capture ICU7  |
|         | TX1   |         | TX output pin for CAN1  |
|         | P40, P41  | F       | General purpose I/O ports (devices with S-suffix and MB90V340A-101/103)   |
| 19, 20  | X0A, X1A  | В       | X0A: Oscillation input pins for sub clock X1A: Oscillation output pins for sub clock (devices without S-suffix and MB90V340A-102/104) |

| Pin No.  | Din nama      | Circuit | Franction   |
|----------|---------------|---------|---|
| LQFP64*  | Pin name      | type    | Function  |
|          | P00 to P07    |         | General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 24 to 31 | AD00 to AD07  | G       | Input/output pins of external address data bus lower 8 bits. This function is enabled when the external bus is enabled.                       |
|          | INT8 to INT15 |         | External interrupt request input pins for INT8 to INT15   |
|          | P10           |         | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.  |
| 32       | AD08          | G       | Input/output pin for external bus address data bus bit 8. This function is enabled when external bus is enabled.                              |
|          | TIN1          |         | Event input pin for reload timer1   |
|          | P11           |         | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.  |
| 33       | AD09          | G       | Input/output pin for external bus address data bus bit 9. This function is enabled when external bus is enabled.                              |
|          | TOT1          |         | Output pin for reload timer1  |
|          | P12           |         | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.  |
| 34       | AD10          | N       | Input/output pin for external bus address data bus bit 10. This function is enabled when external bus is enabled.                             |
|          | SIN3          |         | Serial data input pin for UART3   |
|          | INT11R        |         | External interrupt request input pin for INT11  |
|          | P13           |         | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.  |
| 35       | AD11          | G       | Input/output pin for external bus address data bus bit 11. This function is enabled when external bus is enabled.                             |
|          | SOT3          |         | Serial data output pin for UART3  |
|          | P14           |         | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.  |
| 36       | AD12          | G       | Input/output pin for external bus address data bus bit 12. This function is enabled when external bus is enabled.                             |
|          | SCK3          |         | Clock input/output pin for UART3  |
| 37       | P15           | N       | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.  |
| 31       | AD13          | IN      | Input/output pin for external bus address data bus bit 13. This function is enabled when external bus is enabled.                             |
| 38       | P16           | G       | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.  |
| 30       | AD14          | G       | Input/output pin for external bus address data bus bit 14. This function is enabled when external bus is enabled.                             |

| Pin No.  | Pin name   | Circuit | Firmation  |
|----------|--|---------|--|
| LQFP64*  | Pin name   | type    | Function   |
| 39       | P17  | G       | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.   |
| 39       | AD15   | 9       | Input/output pin for external bus address data bus bit 15. This function is enabled when external bus is enabled.  |
|          | P20 to P23   |         | General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pins are enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1. |
| 40 to 43 | A16 to A19   | G       | Output pins for A16 to A19 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins A16 to A19.  |
|          | PPG9 (8) ,<br>PPGB (A) ,<br>PPGD (C) ,<br>PPGF (E) |         | Output pins for PPGs   |
|          | P24  |         | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.    |
| 44       | A20  | G       | Output pin for A20 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A20.  |
|          | IN0  | 1       | Data sample input pin for input capture ICU0   |
|          | P25  |         | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.    |
| 51       | A21  | G       | Output pin for A21 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A21.  |
|          | IN1  |         | Data sample input pin for input capture ICU1   |
|          | ADTG   |         | Trigger input pin for A/D converter  |
|          | P44  |         | General purpose I/O port   |
| 52       | SDA0   | ] н     | Serial data I/O pin for I <sup>2</sup> C 0   |
|          | FRCK0  |         | Input pin for the 16-bit I/O Timer 0   |
|          | P45  | _       | General purpose I/O port   |
| 53       | SCL0   | Н       | Serial clock I/O pin for I <sup>2</sup> C 0  |
|          | FRCK1  |         | Input pin for the 16-bit I/O Timer 1   |


| Pin No. |          | Circuit |  |  |  |
|---------|----------|---------|--|--|--|
| LQFP64* | Pin name | type    | Function   |  |  |
|         | P30      |         | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.   |  |  |
| 54      | ALE      | G       | Address latch enable output pin. This function is enabled when external bus is enabled.  |  |  |
|         | IN4      |         | Data sample input pin for input capture ICU4   |  |  |
|         | P31      |         | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.   |  |  |
| 55      | RD       | G       | Read strobe output pin for data bus. This function is enabled when external bus is enabled.  |  |  |
|         | IN5      |         | Data sample input pin for input capture ICU5   |  |  |
|         | P32      |         | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the WR/WRL pin output disabled.   |  |  |
| 56      | WR/WRL G |         | Write strobe output pin for the data bus. This function is enabled when both the external bus and the WR/WRL pin output are enabled. WRL is used to write-strobe 8 lower bits of the data bus in 16-bit access. WR is used to write-strobe 8 bits of the data bus in 8-bit access. |  |  |
|         | INT10R   |         | External interrupt request input pin for INT10   |  |  |
| 57      | P33      | G       | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode, in external bus 8-bit mode or with the $\overline{\text{WRH}}$ pin output disabled.  |  |  |
| 31      | WRH      |         | Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.   |  |  |
|         | P34      |         | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.   |  |  |
| 58      | HRQ      | G       | Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.   |  |  |
|         | OUT4     |         | Waveform output pin for output compare OCU4  |  |  |
| 50      | P35      |         | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.   |  |  |
| 59      | HAK      | G       | Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.  |  |  |
|         | OUT5     |         | Waveform output pin for output compare OCU5  |  |  |
| 60      | P36      |         | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the external ready function disabled.   |  |  |
| 60      | RDY      | G       | Ready input pin. This function is enabled when both the external bus and the external ready function are enabled.  |  |  |
|         | OUT6     |         | Waveform output pin for output compare OCU6  |  |  |


| Pin No. | Pin name | Circuit | Frantian  |  |  |  |
|---------|----------|---------|---|--|--|--|
| LQFP64* | LQFP64*  |         | Function  |  |  |  |
| 04      | P37      |         | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the CLK output disabled. |  |  |  |
| 61      | CLK      | G       | CLK output pin. This function is enabled when both the external bus and CLK output are enabled.   |  |  |  |
|         | OUT7     |         | Waveform output pin for output compare OCU7   |  |  |  |
| 62, 63  | P60, P61 | ,       | General purpose I/O ports   |  |  |  |
| 02, 03  | AN0, AN1 | '       | Analog input pins for A/D converter   |  |  |  |
| 64      | AVcc     | K       | cc power input pin for analog circuits  |  |  |  |
| 2       | AVRH     | L       | Reference voltage input for the A/D converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AVcc.                          |  |  |  |
| 1       | AVss     | K       | Vss power input pin for analog circuits   |  |  |  |
| 22, 23  | MD1, MD0 | С       | Input pins for specifying the operating mode  |  |  |  |
| 21      | MD2      | D       | Input pin for specifying the operating mode   |  |  |  |
| 49      | Vcc      | _       | Power (3.5 V to 5.5 V) input pin  |  |  |  |
| 18, 48  | Vss      | _       | Power (0 V) input pins  |  |  |  |
| 50      | С        | К       | This is the power supply stabilization capacitor pin. It should be connected to a higher than or equal to 0.1 $\mu F$ ceramic capacitor.  |  |  |  |


<sup>\*:</sup> FPT-64P-M09, FPT-64P-M23, FPT-64P-M24

### ■ I/O CIRCUIT TYPE

| Туре | Circuit                                    | Remarks   |
|------|--|---|
| А    | X1 Xout  X0 Standby control signal         | Oscillation circuit • High-speed oscillation feedback resistor = approx. 1 MΩ |
| В    | X1A Xout X0A Standby control signal        | Oscillation circuit • Low-speed oscillation feedback resistor = approx. 10 MΩ |
| С    | R CMOS hysteresis inputs                   | Mask ROM device:  |
| D    | R CMOS hysteresis inputs                   | Mask ROM device:  |
| Е    | Pull-up resistor  R CMOS hysteresis inputs | CMOS hysteresis input pin • Pull-up resistor value: approx. 50 kΩ             |







#### **■ HANDLING DEVICES**

Special care is required for the following when handling the device :

- Preventing latch-up
- Treatment of unused pins
- Using external clock
- · Precautions for when not using a sub clock signal
- Notes on during operation of PLL clock mode
- Power supply pins (Vcc/Vss)
- Pull-up/down resistors
- · Crystal Oscillator Circuit
- Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs
- Connection of Unused Pins of A/D Converter
- · Notes on Energization
- Stabilization of power supply voltage
- Initialization
- Port0 to port3 output during Power-on (External-bus mode)
- Notes on using CAN Function
- Flash security Function
- Correspondence with T<sub>A</sub> = + 105 °C or more
- Low voltage/CPU operation detection reset circuit
- Internal CR oscillation circuit

### 1. Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pin and Vss pin.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

In using the devices, take sufficient care to avoid exceeding maximum ratings.

For the same reason, also be careful not to let the analog power-supply voltage (AVcc, AVRH) exceed the digital power-supply voltage.


### 2. Handling unused pins

Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefore they must be pulled up or pulled down through resistors. In this case those resistors should be more than  $2 \ k\Omega$ .

Unused I/O pins should be set to the output state and can be left open, or the input state with the above described connection.

#### 3. Using external clock

To use external clock, drive the X0 pin and leave X1 pin open.



### 4. Precautions for when not using a sub clock signal

If you do not connect pins X0A and X1A to an oscillator, use pull-down handling on the X0A pin, and leave the X1A pin open.

#### 5. Notes on during operation of PLL clock mode

If the PLL clock mode is selected, the microcontroller attempts to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.


### 6. Power supply pins (Vcc/Vss)

• If there are multiple Vcc and Vss pins, from the point of view of device design, pins to be of the same potential are connected inside of the device to prevent such malfunctioning as latch up.

To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the Vcc and Vss pins to the power supply and ground externally.

Connect Vcc and Vss pins to the device from the current supply source at a low impedance.

 As a measure against power supply noise, connect a capacitor of about 0.1 μF as a bypass capacitor between Vcc and Vss pins in the vicinity of Vcc and Vss pins of the device.



### 7. Pull-up/down resistors

The MB90350 series does not support internal pull-up/down resistors (Port 0 to Port 3: built-in pull-up resistors). Use external components where needed.

### 8. Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a ground area for stabilizing the operation.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

### 9. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH) and analog inputs (AN0 to AN14) after turning-on the digital power supply (Vcc) .

Turn-off the digital power after turning off the A/D converter power supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

### 10. Connection of Unused Pins of A/D Converter if A/D Converter is used

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = Vss.

### 11. Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at  $50 \, \mu s$  or more (0.2 V to 2.7 V) .

### 12. Stabilization of power supply voltage

A sudden change in the power supply voltage may cause the device to malfunction even within the specified Vcc power supply voltage operating range. Therefore, the Vcc power supply voltage should be stabilized.


For reference, the power supply voltage should be controlled so that Vcc ripple variations (peak-to-peak value) at commercial frequencies (50 Hz to 60 Hz) fall below 10% of the standard Vcc power supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

#### 13. Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, turn on the power again.

### 14. Port 0 to port 3 output during Power-on (External-bus mode)

As shown below, when power is turned on in external-bus mode, there is a possibility that output signal of Port 0 to Port 3 might be unstable.



#### 15. Notes on using CAN Function

To use CAN function, please set "1" to DIRECT bit of CAN direct mode register (CDMR). If DIRECT bit is set to "0" (initial value), wait states will be performed when accessing CAN registers.

Note: Please refer to section "22.15 CAN Direct Mode Register" in Hardware Manual of MB90350 series for detail of CAN direct mode register.

### 16. Flash security Function

The security byte is located in the area of the flash memory.

If protection code 01H is written in the security byte, the flash memory is in the protected state by security.

Therefore please do not write 01H in this address if you do not use the security function.

Please refer to following table for the address of the security byte.

|   | Flash memory size            | Address for security bit |
|---|------------------------------|--------------------------|
| MB90F352(S)<br>MB90F352A(S)<br>MB90F352TA(S)<br>MB90F357TA(S) | Embedded 1 Mbit Flash Memory | FE0001н                  |

### 17. Correspondence with $T_A = +105$ °C or more

If used exceeding T<sub>A</sub> = +105 °C, please contact Fujitsu sales representatives for reliability limitations.

### 18. Low voltage/CPU operation reset circuit

The low voltage detection reset circuit is a function that monitors power supply voltage in order to detect when a voltage drops below a given voltage level. When a low voltage condition is detected, an internal reset signal is generated.

The CPU operation detection reset circuit is a 20-bit counter that uses oscillation as a count clock and generates an internal reset signal if not cleared within a given time after startup.

### (1) Low voltage detection reset circuit

| Detection voltage |
|-------------------|
| 4.0 V ± 0.3 V     |

When a low voltage condition is detected, the low voltage detection flag (LVRC : LVRF) is set to "1" and an internal reset signal is output.

Because the low voltage detection reset circuit continues to operate even in stop mode, detection of a low voltage condition generates an internal reset and releases stop mode.

During an internal RAM write cycle, low voltage reset is generated after the completion of writing. During the output of this internal reset, the reset output from the low voltage detection reset circuit is suppressed.

#### (2) CPU operation detection reset circuit

The CPU operation detection reset circuit is a counter that prevents program runaway. The counter starts automatically after a power-on reset, and must be continually cleared within a given time. If the given time interval elapses and the counter has not been cleared, a cause such as infinite program looping is assumed and an internal reset signal is generated. The internal reset generated from the CPU operation detection circuit has a width of 5 machine cycles.

| Interval time                         |
|---------------------------------------|
| 2 <sup>20</sup> /Fc (approx. 262 ms*) |

 $<sup>^*</sup>$ : This value assumes the interval time at an oscillation clock frequency of 4 MHz. During recovery from standby mode, the detection period is the maximum interval plus 20  $\mu$ s.

This circuit does not operate in modes where CPU operation is stopped.

The CPU operation detection reset circuit counter is cleared under any of the following conditions.


- "0" writing to CL bit of LVRC register
- Internal reset
- · Main oscillation clock stop
- Transit to sleep mode
- Transit to timebase timer mode and watch mode

### 19. Internal CR oscillation circuit

| Parameter                           | Symbol |     | l lmi4 |     |      |
|-------------------------------------|--------|-----|--------|-----|------|
| Farameter                           | Symbol | Min | Тур    | Max | Unit |
| Oscillation frequency               | frc    | 50  | 100    | 200 | kHz  |
| Oscillation stabilization wait time | tstab  | _   | _      | 100 | μs   |

### **■ BLOCK DIAGRAMS**

• MB90V340A-101/102



#### • MB90V340A-103/104 X0 Clock X0A \* F2MC-16LX controller/ RST Core X1 X1A\* Monitor I/O Timer 0 FRCK0 CR oscillation Input circuit Capture IN7 to IN0 8 channels RAMOutput 30 Kbytes Compare OUT7 to OUT0 8 channels Prescaler 5 channels I/O Timer 1 FRCK1 SOT4 to SOT0 CAN **UART** RX2 to RX0 SCK4 to SCK0 Controller 5 channels TX2 to TX0 SIN4 to SIN0 3 channels 16-bit **AVcc** TIN3 to TIN0 Reload 8/10-bit **AVss** TOT3 to TOT0 Internal Data Bus Timer A/D AN23 to AN0 4 channels Converter **AVRH** 24 channels **AVRL** AD15 to AD00 **ADTG** A23 to A16 ALE 10-bit RD External D/A DA01, DA00 WRL Bus Converter WRH 2 channels Interface HRQ 8/16-bit HAK PPG PPGF to PPG0 **RDY** 16 channels CLK

INT15 to INT8

INT7 to INT0

CKOT

(INT15R to INT8R)

DTP/External

Interrupt

Clock

Monitor

SDA1, SDA0

SCL1, SCL0


\*: MB90V340A-104 only

I<sup>2</sup>C interface


2 channels

DMA


MB90F352 (S), MB90F351 (S), MB90F352A (S), MB90F352TA (S), MB90F351A (S), MB90F351TA (S), MB90352A (S), MB90352TA (S), MB90351TA (S)



MB90F357A (S), MB90F357TA (S), MB90F356A (S), MB90F356TA (S), MB90357A (S), MB90357TA (S),
 MB90356A (S), MB90356TA (S)



### ■ MEMORY MAP



Note: The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referenced without using the far specification in the pointer declaration.

For example, an attempt to access 00C000H accesses the value at FFC000H in ROM.

The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

The image between FF8000H and FFFFFFH is visible in bank 00, while the image between FF0000H and FF7FFFH is visible only in bank FF.

### ■ I/O MAP

| Address         | Register                              | Abbrevia-<br>tion | Access | Resource name                           | Initial value |  |
|-----------------|---------------------------------------|-------------------|--------|---|---------------|--|
| 00н             | Port 0 Data Register                  | PDR0              | R/W    | Port 0                                  | XXXXXXXXB     |  |
| 01н             | Port 1 Data Register                  | PDR1              | R/W    | Port 1                                  | XXXXXXXXB     |  |
| 02н             | Port 2 Data Register                  | PDR2              | R/W    | Port 2                                  | XXXXXXXXB     |  |
| 03н             | Port 3 Data Register                  | PDR3              | R/W    | Port 3                                  | XXXXXXXXB     |  |
| 04н             | Port 4 Data Register                  | PDR4              | R/W    | Port 4                                  | XXXXXXXXB     |  |
| 05н             | Port 5 Data Register                  | PDR5              | R/W    | Port 5                                  | XXXXXXXXB     |  |
| 06н             | Port 6 Data Register                  | PDR6              | R/W    | Port 6                                  | XXXXXXXXB     |  |
| 07н to 0Ан      |                                       | Reserve           | ed     |   |               |  |
| 0Вн             | Port 5 Analog Input Enable Register   | ADER5             | R/W    | Port 5, A/D                             | 111111111в    |  |
| 0Сн             | Port 6 Analog Input Enable Register   | ADER6             | R/W    | Port 6, A/D                             | 111111111в    |  |
| 0Дн             |                                       | Reserve           | ed     |   |               |  |
| 0Ен             | Input Level Select Register 0         | ILSR0             | R/W    | Ports                                   | 00000000в     |  |
| 0Fн             | Input Level Select Register 1         | ILSR1             | R/W    | Ports                                   | 00000000в     |  |
| 10н             | Port 0 Direction Register             | DDR0              | R/W    | Port 0                                  | 00000000в     |  |
| 11н             | Port 1 Direction Register             | DDR1              | R/W    | Port 1                                  | 00000000в     |  |
| 12н             | Port 2 Direction Register             | DDR2              | R/W    | Port 2                                  | ХХ000000в     |  |
| 13н             | Port 3 Direction Register             | DDR3              | R/W    | Port 3                                  | 00000000в     |  |
| 14н             | Port 4 Direction Register             | DDR4              | R/W    | Port 4                                  | ХХ000000в     |  |
| 15н             | Port 5 Direction Register             | DDR5              | R/W    | Port 5                                  | Х0000000в     |  |
| 16н             | Port 6 Direction Register             | DDR6              | R/W    | Port 6                                  | 00000000в     |  |
| 17н to 19н      | Reserved                              |                   |        |   |               |  |
| 1Ан             | SIN input Level Setting Register      | DDRA              | W      | UART2, UART3                            | X00XXXXXB     |  |
| 1Вн             |                                       | Reserve           | ed     |   |               |  |
| 1Сн             | Port 0 Pull-up Control Register       | PUCR0             | R/W    | Port 0                                  | 00000000в     |  |
| 1Dн             | Port 1 Pull-up Control Register       | PUCR1             | R/W    | Port 1                                  | 00000000в     |  |
| 1Ен             | Port 2 Pull-up Control Register       | PUCR2             | R/W    | Port 2                                  | 00000000в     |  |
| 1F <sub>H</sub> | Port 3 Pull-up Control Register       | PUCR3             | R/W    | Port 3                                  | 00000000в     |  |
| 20н to 37н      | Reserved                              |                   |        |   |               |  |
| 38н             | PPG 4 Operation Mode Control Register | PPGC4             | W, R/W |   | 0Х000ХХ1в     |  |
| 39н             | PPG 5 Operation Mode Control Register | PPGC5             | W, R/W | 16-bit Programmable Pulse Generator 4/5 | 0Х000001в     |  |
| ЗАн             | PPG 4/5 Count Clock Select Register   | PPG45             | R/W    | i disc Sellerator 4/5                   | 000000Х0в     |  |
| 3Вн             | Address Detect Control Register 1     | PACSR1            | R/W    | Address Match<br>Detection 1            | 00000000в     |  |

| Address       | Register                                     | Abbrevia-<br>tion | Access | Resource name                           | Initial value         |  |  |  |
|---------------|--|-------------------|--------|---|-----------------------|--|--|--|
| 3Сн           | PPG 6 Operation Mode Control Register        | PPGC6             | W, R/W |   | 0Х000ХХ1в             |  |  |  |
| 3Dн           | PPG 7 Operation Mode Control Register        | PPGC7             | W, R/W | 16-bit Programmable Pulse Generator 6/7 | 0Х000001в             |  |  |  |
| 3Ен           | PPG 6/7 Count Clock Select Register          | PPG67             | R/W    | T disc scriptator of                    | 000000Х0в             |  |  |  |
| 3Fн           | Reserved                                     |                   |        |   |                       |  |  |  |
| 40н           | PPG 8 Operation Mode Control Register        | PPGC8             | W, R/W |   | 0Х000ХХ1в             |  |  |  |
| 41н           | PPG 9 Operation Mode Control Register        | PPGC9             | W, R/W | 16-bit Programmable Pulse Generator 8/9 | 0Х000001в             |  |  |  |
| 42н           | PPG 8/9 Count Clock Select Register          | PPG89             | R/W    | T disc scriptator 6/5                   | 000000Х0в             |  |  |  |
| 43н           |  | Reserve           | ed     |   | 1                     |  |  |  |
| 44н           | PPG A Operation Mode Control Register        | PPGCA             | W, R/W |   | 0Х000ХХ1в             |  |  |  |
| 45н           | PPG B Operation Mode Control Register        | PPGCB             | W, R/W | 16-bit Programmable Pulse Generator A/B | 0Х000001в             |  |  |  |
| 46н           | PPG A/B Count Clock Select Register          | PPGAB             | R/W    | T dise Generator A/D                    | 000000Х0в             |  |  |  |
| 47н           |  | Reserve           | ed     |   |                       |  |  |  |
| 48н           | PPG C Operation Mode Control Register        | PPGCC             | W,R/W  |   | 0Х000ХХ1в             |  |  |  |
| 49н           | PPG D Operation Mode Control Register        | PPGCD             | W,R/W  | 16-bit Programmable Pulse Generator C/D | 0Х000001в             |  |  |  |
| 4Ан           | PPG C/D Count Clock Select Register          | PPGCD             | R/W    | r dise Generator C/D                    | 000000Х0в             |  |  |  |
| 4Вн           | Reserved                                     |                   |        |   |                       |  |  |  |
| 4Сн           | PPG E Operation Mode Control Register        | PPGCE             | W,R/W  | 16-bit Programmable Pulse Generator E/F | 0Х000ХХ1в             |  |  |  |
| 4Dн           | PPG F Operation Mode Control Register        | PPGCF             | W,R/W  |   | 0Х000001в             |  |  |  |
| 4Ен           | PPG E/F Count Clock Select Register          | PPGEF             | R/W    | 1 disc Scherator E/I                    | 000000Х0в             |  |  |  |
| <b>4</b> Fн   | Reserved                                     |                   |        |   |                       |  |  |  |
| 50н           | Input Capture Control Status<br>Register 0/1 | ICS01             | R/W    | Input Capture 0/1                       | 0000000В              |  |  |  |
| 51н           | Input Capture Edge Register 0/1              | ICE01             | R/W, R |   | XXX0X0XX <sub>B</sub> |  |  |  |
| 52н, 53н      |  | Reserve           | ed     |   |                       |  |  |  |
| 54н           | Input Capture Control Status<br>Register 4/5 | ICS45             | R/W    | Input Capture 4/5                       | 00000000в             |  |  |  |
| 55н           | Input Capture Edge Register 4/5              | ICE45             | R      |   | XXXXXXXXB             |  |  |  |
| 56н           | Input Capture Control Status<br>Register 6/7 | ICS67             | R/W    | Input Capture 6/7                       | 00000000в             |  |  |  |
| 57н           | Input Capture Edge Register 6/7              | ICE67             | R/W, R |   | XXX000XXB             |  |  |  |
| 58н to<br>5Вн | Reserved                                     |                   |        |   |                       |  |  |  |
| 5Сн           | Output Compare Control Status<br>Register 4  | OCS4              | R/W    | Output Commons 4/5                      | 0000ХХ00в             |  |  |  |
| 5Dн           | Output Compare Control Status<br>Register 5  | OCS5              | R/W    | Output Compare 4/5                      | 0ХХ00000в             |  |  |  |

| Address      | Register  | Abbrevia-<br>tion | Access   | Resource name                                   | Initial value         |  |  |
|--------------|---|-------------------|----------|---|-----------------------|--|--|
| 5Ен          | Output Compare Control Status<br>Register 6                   | OCS6              | R/W      | Output Compare 6/7                              | 0000ХХ00в             |  |  |
| 5Fн          | Output Compare Control Status<br>Register 7                   | OCS7              | R/W      | Output Compare 6/7                              | 0ХХ00000в             |  |  |
| 60н          | Timer Control Status Register 0 TMCSR0 R/W                    |                   | 0000000В |   |                       |  |  |
| 61н          | Timer Control Status Register 0                               | TMCSR0            | R/W      | 16-bit Reload Timer 0                           | XXXX0000B             |  |  |
| 62н          | Timer Control Status Register 1                               | TMCSR1            | R/W      | 40 hit Dalaad Times 4                           | 00000000в             |  |  |
| 63н          | Timer Control Status Register 1                               | TMCSR1            | R/W      | 16-bit Reload Timer 1                           | XXXX0000B             |  |  |
| 64н          | Timer Control Status Register 2                               | TMCSR2            | R/W      | 40 L'( D. L T' 0                                | 0000000В              |  |  |
| 65н          | Timer Control Status Register 2                               | TMCSR2            | R/W      | 16-bit Reload Timer 2                           | ХХХХ0000в             |  |  |
| 66н          | Timer Control Status Register 3                               | TMCSR3            | R/W      | 101115115                                       | 0000000В              |  |  |
| 67н          | Timer Control Status Register 3                               | TMCSR3            | R/W      | 16-bit Reload Timer 3                           | XXXX0000 <sub>B</sub> |  |  |
| 68н          | A/D Control Status Register 0                                 | ADCS0             | R/W      |   | 000XXXX0в             |  |  |
| 69н          | A/D Control Status Register 1                                 | ADCS1             | R/W      |   | 0000000Хв             |  |  |
| 6Ан          | A/D Data Register 0   | ADCR0             | R        |   | 00000000в             |  |  |
| 6Вн          | A/D Data Register 1   | ADCR1             | R        | A/D Converter                                   | XXXXXX00 <sub>B</sub> |  |  |
| 6Сн          | ADC Setting Register 0  | ADSR0             | R/W      |   | 0000000               |  |  |
| 6Dн          | ADC Setting Register 1  | ADSR1             | R/W      |   | 00000000в             |  |  |
| 6Ен          | Low Voltage/CPU Operation Detection<br>Reset Control Register | LVRC              | R/W, W   | Low Voltage/CPU<br>Operation Detection<br>Reset | 00111000в             |  |  |
| 6Fн          | ROM Mirror Function Select Register                           | ROMM              | W        | ROM Mirror                                      | XXXXXXX1 <sub>B</sub> |  |  |
| 70н to 7Fн   | Reserved  |                   |          |   |                       |  |  |
| 80н to 8Fн   | Reserved for CAN Interface 1. Refer to "■ CAN CONTROLLERS"    |                   |          |   |                       |  |  |
| 90н to 9Ан   |   | Reserv            | ed       |   |                       |  |  |
| 9Вн          | DMA Descriptor Channel Specification<br>Register              | DCSR              | R/W      |   | 00000000в             |  |  |
| 9Сн          | DMA Status Register L   | DSRL              | R/W      | DMA   | 0000000В              |  |  |
| 9Dн          | DMA Status Register H   | DSRH              | R/W      |   | 0000000В              |  |  |
| 9Ен          | Address Detect Control Register 0                             | PACSR0            | R/W      | Address Match<br>Detection 0                    | 00000000в             |  |  |
| 9 <b>F</b> н | Delayed Interrupt/Release Register                            | DIRR              | R/W      | Delayed Interrupt                               | XXXXXXX0 <sub>B</sub> |  |  |
| А0н          | Low-power Consumption Mode<br>Control Register                | LPMCR             | W,R/W    | Low Power Consumption<br>Control Circuit        | 00011000в             |  |  |
| А1н          | Clock Selection Register                                      | CKSCR             | R,R/W    | Low Power Consumption<br>Control Circuit        | 11111100в             |  |  |
| А2н, А3н     | Reserved  |                   |          |   |                       |  |  |

| Address       | Register   | Abbrevia-<br>tion | Access | Resource name     | Initial value         |
|---------------|--|-------------------|--------|-------------------|-----------------------|
| А4н           | DMA Stop Status Register   | DSSR              | R/W    | DMA               | 0000000В              |
| А5н           | Automatic Ready Function Selection Register                                  | ARSR              | W      | External Memory   | 0011ХХ00в             |
| А6н           | External Address Output Control Register                                     | HACR              | W      | Access            | 0000000В              |
| А7н           | Bus Control Signal Selection Register  | ECSR              | W      |                   | 000000Хв              |
| А8н           | Watchdog Control Register  | WDTC              | R,W    | Watchdog Timer    | XXXXX111 <sub>B</sub> |
| А9н           | Timebase Timer Control Register  | TBTC              | W,R/W  | Timebase timer    | 1ХХ00100в             |
| ААн           | Watch Timer Control Register   | WTC               | R,R/W  | Watch Timer       | 1Х001000в             |
| АВн           |  | Reserved          |        |                   | •                     |
| АСн           | DMA Enable Register L  | DERL              | R/W    | DMA               | 0000000В              |
| ADн           | DMA Enable Register H  | DERH              | R/W    | DMA               | 0000000В              |
| АЕн           | Flash Control Status Register<br>(Flash Devices only. Otherwise<br>reserved) | FMCS              | R,R/W  | Flash Memory      | 000Х0000в             |
| AFн           |  | Reserved          |        |                   |                       |
| В0н           | Interrupt Control Register 00  | ICR00             | W,R/W  |                   | 00000111в             |
| В1н           | Interrupt Control Register 01  | ICR01             | W,R/W  |                   | 00000111в             |
| В2н           | Interrupt Control Register 02  | ICR02             | W,R/W  |                   | 00000111в             |
| ВЗн           | Interrupt Control Register 03  | ICR03             | W,R/W  |                   | 00000111в             |
| В4н           | Interrupt Control Register 04  | ICR04             | W,R/W  |                   | 00000111в             |
| В5н           | Interrupt Control Register 05  | ICR05             | W,R/W  |                   | 00000111в             |
| В6н           | Interrupt Control Register 06  | ICR06             | W,R/W  |                   | 00000111в             |
| В7н           | Interrupt Control Register 07  | ICR07             | W,R/W  | Interrupt Control | 00000111в             |
| В8н           | Interrupt Control Register 08  | ICR08             | W,R/W  | Interrupt Control | 00000111в             |
| В9н           | Interrupt Control Register 09  | ICR09             | W,R/W  |                   | 00000111в             |
| ВАн           | Interrupt Control Register 10  | ICR10             | W,R/W  |                   | 00000111в             |
| ВВн           | Interrupt Control Register 11  | ICR11             | W,R/W  |                   | 00000111в             |
| ВСн           | Interrupt Control Register 12  | ICR12             | W,R/W  |                   | 00000111в             |
| ВОн           | Interrupt Control Register 13  | ICR13             | W,R/W  |                   | 00000111в             |
| ВЕн           | Interrupt Control Register 14  | ICR14             | W,R/W  |                   | 00000111в             |
| ВГн           | Interrupt Control Register 15  | ICR15             | W,R/W  |                   | 00000111в             |
| С0н to<br>С9н |  | Reserved          | l      |                   | (Continued)           |

| Address           | Register                                     | Abbrevia-<br>tion | Access      | Resource name        | Initial value |  |
|-------------------|--|-------------------|-------------|----------------------|---------------|--|
| САн               | External Interrupt Enable Register 1         | ENIR1             | R/W         |                      | 00000000в     |  |
| СВн               | External Interrupt Source Register 1         | EIRR1             | R/W         |                      | XXXXXXXXB     |  |
| ССн               | External Interrupt Level Register 1          | ELVR1             | R/W         | External Interrupt 1 | 0000000В      |  |
| СДн               | External Interrupt Level Register 1          | ELVR1             | R/W         | External interrupt 1 | 0000000В      |  |
| СЕн               | External Interrupt Source Select<br>Register | EISSR             | R/W         |                      | 00000000в     |  |
| СҒн               | PLL/Sub clock Control register               | PSCCR             | W           | PLL                  | XXXX0000B     |  |
| D0н               | DMA Buffer Address Pointer L                 | BAPL              | R/W         |                      | XXXXXXXXB     |  |
| <b>D</b> 1н       | DMA Buffer Address Pointer M                 | BAPM              | R/W         |                      | XXXXXXX       |  |
| <b>D</b> 2н       | DMA Buffer Address Pointer H                 | BAPH              | R/W         |                      | XXXXXXX       |  |
| D3н               | DMA Control Register                         | DMACS             | R/W         | DMA                  | XXXXXXX       |  |
| <b>D4</b> н       | I/O Register Address Pointer L               | IOAL              | R/W         | DIVIA                | XXXXXXX       |  |
| <b>D</b> 5н       | I/O Register Address Pointer H               | IOAH              | R/W         |                      | XXXXXXX       |  |
| D6н               | Data Counter L                               | DCTL              | R/W         |                      | XXXXXXX       |  |
| <b>D7</b> н       | Data Counter H                               | DCTH              | R/W         |                      | XXXXXXX       |  |
| D8н               | Serial Mode Register 2                       | SMR2              | W,R/W       |                      | 0000000В      |  |
| <b>D</b> 9н       | Serial Control Register 2                    | SCR2              | W,R/W       |                      | 0000000В      |  |
| DAн               | Reception/Transmission Data Register 2       | RDR2/<br>TDR2     | R/W         |                      | 00000000в     |  |
| DВн               | Serial Status Register 2                     | SSR2              | R,R/W       | UART2                | 00001000в     |  |
| DCн               | Extended Communication Control Register 2    | ECCR2             | R,W,<br>R/W | UAR12                | 000000XXB     |  |
| DDн               | Extended Status/Control Register 2           | ESCR2             | R/W         |                      | 00000100в     |  |
| DЕн               | Baud Rate Generator Register 20              | BGR20             | R/W         | _                    | 0000000в      |  |
| DFн               | Baud Rate Generator Register 21              | BGR21             | R/W         |                      | 0000000В      |  |
| E0н to EFн        |  | Reserve           | ed          |                      | •             |  |
| F0н to FFн        | External area                                |                   |             |                      |               |  |
| 7900н to<br>7907н | Reserved                                     |                   |             |                      |               |  |

| 7908H Reload Register L4 7909H Reload Register H4 790AH Reload Register L5 790BH Reload Register H5 790CH Reload Register L6 790DH Reload Register H6 790EH Reload Register L7 790FH Reload Register L8 7911H Reload Register L8 7911H Reload Register H8 7912H Reload Register L9 7913H Reload Register L9 7914H Reload Register L4 7915H Reload Register LA 7916H Reload Register LB 7917H Reload Register LB 7917H Reload Register LB 7918H Reload Register LC 7919H Reload Register HC 791AH Reload Register HC 791AH Reload Register HC 791AH Reload Register LD 791BH Reload Register LD 791BH Reload Register LE 791DH Reload Register LE 791DH Reload Register LE 791DH Reload Register LE 791CH Reload Register LF 791EH Reload Register LF 791EH Reload Register HE 7920H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis | ter   | Abbrevia-<br>tion | Access | Resource name             | Initial value |
|---|-------|-------------------|--------|---------------------------|---------------|
| 790AH Reload Register L5 790BH Reload Register H5 790CH Reload Register L6 790DH Reload Register L7 790EH Reload Register L7 790FH Reload Register L8 7910H Reload Register L8 7911H Reload Register L9 7912H Reload Register L9 7913H Reload Register L9 7914H Reload Register L9 7915H Reload Register LA 7916H Reload Register LB 7917H Reload Register LB 7917H Reload Register LB 7917H Reload Register LC 7919H Reload Register HC 791AH Reload Register HC 791AH Reload Register HC 791AH Reload Register LD 791BH Reload Register LD 791CH Reload Register LE 791DH Reload Register LE 791DH Reload Register LE 791CH Reload Register LF 791EH Reload Register LF 791FH Reload Register LF 791FH Reload Register HF 7920H Input Capture Regis 7921H Input Capture Regis 7923H Input Capture Regis   |       | PRLL4             | R/W    |                           | XXXXXXXXB     |
| 790BH Reload Register H5 790CH Reload Register L6 790DH Reload Register L7 790EH Reload Register L7 790FH Reload Register H7 7910H Reload Register L8 7911H Reload Register L9 7913H Reload Register L9 7913H Reload Register L9 7914H Reload Register LA 7915H Reload Register LA 7915H Reload Register LA 7916H Reload Register LB 7917H Reload Register HB 7918H Reload Register HC 7919H Reload Register HC 7919H Reload Register LD 791BH Reload Register LD 791BH Reload Register LE 791CH Reload Register LE 791DH Reload Register LE 791DH Reload Register LE 791FH Reload Register HF 7920H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis  |       | PRLH4             | R/W    | 16-bit Programmable Pulse | XXXXXXXXB     |
| 790Ch Reload Register L6 790Dh Reload Register H6 790Eh Reload Register L7 790Fh Reload Register L8 7910h Reload Register L8 7911h Reload Register L9 7912h Reload Register L9 7913h Reload Register L9 7914h Reload Register LA 7915h Reload Register LA 7916h Reload Register LB 7917h Reload Register LB 7917h Reload Register LC 7919h Reload Register LC 7919h Reload Register HC 791Ah Reload Register LD 791Bh Reload Register LD 791Ch Reload Register LE 791Dh Reload Register LE 791Dh Reload Register LE 791Fh Reload Register LF 791Fh Reload Register LF 7920h Input Capture Regis 7922h Input Capture Regis 7923h Input Capture Regis   |       | PRLL5             | R/W    | Generator 4/5             | XXXXXXXXB     |
| 790DH Reload Register H6 790EH Reload Register L7 790FH Reload Register H7 7910H Reload Register L8 7911H Reload Register H8 7912H Reload Register L9 7913H Reload Register H9 7914H Reload Register LA 7915H Reload Register LA 7915H Reload Register LB 7917H Reload Register LB 7917H Reload Register LB 7917H Reload Register HB 7918H Reload Register LC 7919H Reload Register HC 791AH Reload Register LD 791BH Reload Register LD 791CH Reload Register LE 791DH Reload Register LE 791DH Reload Register LE 791FH Reload Register LF 791FH Reload Register HF 7920H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis   |       | PRLH5             | R/W    |                           | XXXXXXXXB     |
| 790EH Reload Register L7 790FH Reload Register H7 7910H Reload Register L8 7911H Reload Register L9 7912H Reload Register L9 7913H Reload Register L9 7914H Reload Register H9 7914H Reload Register LA 7915H Reload Register HA 7916H Reload Register LB 7917H Reload Register LB 7917H Reload Register LC 7919H Reload Register LC 7919H Reload Register LD 791AH Reload Register HD 791CH Reload Register HD 791CH Reload Register LE 791DH Reload Register LE 791DH Reload Register LE 791FH Reload Register HE 791FH Reload Register HF 7920H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis  |       | PRLL6             | R/W    |                           | XXXXXXXXB     |
| 790FH Reload Register H7 7910H Reload Register L8 7911H Reload Register H8 7912H Reload Register L9 7913H Reload Register H9 7914H Reload Register H4 7915H Reload Register LA 7916H Reload Register LB 7917H Reload Register LB 7917H Reload Register HB 7918H Reload Register HC 7919H Reload Register HC 7919H Reload Register HC 791BH Reload Register LD 791BH Reload Register LE 791DH Reload Register LE 791DH Reload Register LE 791DH Reload Register LF 791FH Reload Register LF 791FH Reload Register HF 7920H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis   |       | PRLH6             | R/W    | 16-bit Programmable       | XXXXXXXXB     |
| 7910H Reload Register L8 7911H Reload Register H8 7912H Reload Register L9 7913H Reload Register L9 7914H Reload Register LA 7915H Reload Register LA 7915H Reload Register LB 7917H Reload Register LB 7917H Reload Register LB 7918H Reload Register LC 7919H Reload Register LC 7919H Reload Register LD 791BH Reload Register LD 791CH Reload Register LE 791DH Reload Register LE 791DH Reload Register LE 791DH Reload Register LF 791EH Reload Register LF 791FH Reload Register HF 7920H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis 7924H to 7927H   |       | PRLL7             | R/W    | Pulse<br>Generator 6/7    | XXXXXXXXB     |
| 7911H Reload Register H8 7912H Reload Register L9 7913H Reload Register L9 7914H Reload Register LA 7915H Reload Register HA 7916H Reload Register LB 7917H Reload Register LB 7917H Reload Register LC 7919H Reload Register LC 7919H Reload Register LD 791BH Reload Register LD 791CH Reload Register HD 791CH Reload Register LE 791DH Reload Register LE 791DH Reload Register LE 791FH Reload Register LF 791FH Reload Register HF 7920H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis 7924H to 7927H   |       | PRLH7             | R/W    |                           | XXXXXXXXB     |
| 7912H Reload Register L9 7913H Reload Register H9 7914H Reload Register LA 7915H Reload Register LA 7916H Reload Register LB 7917H Reload Register LB 7917H Reload Register HB 7918H Reload Register LC 7919H Reload Register HC 791AH Reload Register LD 791BH Reload Register LD 791CH Reload Register LE 791DH Reload Register LE 791DH Reload Register LE 791EH Reload Register LF 791FH Reload Register LF 791FH Reload Register HF 7920H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis 7924H to 7927H   |       | PRLL8             | R/W    |                           | XXXXXXXXB     |
| 7913H Reload Register H9 7914H Reload Register LA 7915H Reload Register HA 7916H Reload Register LB 7917H Reload Register HB 7918H Reload Register LC 7919H Reload Register LC 7919H Reload Register LD 791BH Reload Register LD 791BH Reload Register HD 791CH Reload Register HE 791CH Reload Register LE 791DH Reload Register LE 791DH Reload Register HE 791EH Reload Register HE 791FH Reload Register HF 7920H Input Capture Regis 7921H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis   |       | PRLH8             | R/W    | 16-bit Programmable       | XXXXXXXX      |
| 7914H Reload Register LA 7915H Reload Register HA 7916H Reload Register LB 7917H Reload Register HB 7918H Reload Register LC 7919H Reload Register HC 791AH Reload Register HD 791BH Reload Register HD 791CH Reload Register HD 791CH Reload Register LE 791DH Reload Register LE 791DH Reload Register LE 791FH Reload Register LF 791FH Reload Register HF 7920H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis 7924H to 7927H  |       | PRLL9             | R/W    | Pulse<br>Generator 8/9    | XXXXXXXXB     |
| 7915H Reload Register HA 7916H Reload Register LB 7917H Reload Register HB 7918H Reload Register LC 7919H Reload Register HC 791AH Reload Register HC 791BH Reload Register LD 791CH Reload Register LE 791DH Reload Register LE 791DH Reload Register HE 791EH Reload Register HE 791FH Reload Register LF 791FH Reload Register HF 7920H Input Capture Regis 7921H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis  |       | PRLH9             | R/W    |                           | XXXXXXXXB     |
| 7916H Reload Register LB 7917H Reload Register HB 7918H Reload Register LC 7919H Reload Register HC 791AH Reload Register LD 791BH Reload Register HD 791CH Reload Register HE 791CH Reload Register LE 791DH Reload Register HE 791EH Reload Register LF 791FH Reload Register LF 791FH Reload Register HF 7920H Input Capture Regis 7921H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis   |       | PRLLA             | R/W    |                           | XXXXXXXX      |
| 7917H Reload Register HB 7918H Reload Register LC 7919H Reload Register HC 791AH Reload Register LD 791BH Reload Register HD 791CH Reload Register LE 791DH Reload Register LE 791DH Reload Register LE 791EH Reload Register LF 791FH Reload Register LF 7920H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis 7924H to 7927H  |       | PRLHA             | R/W    | 16-bit Programmable       | XXXXXXXX      |
| 7918H Reload Register LC 7919H Reload Register HC 791AH Reload Register LD 791BH Reload Register HD 791CH Reload Register LE 791DH Reload Register LE 791EH Reload Register HE 791FH Reload Register LF 791FH Reload Register HF 7920H Input Capture Regis 7921H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis 7924H to 7927H   |       | PRLLB             | R/W    | Pulse<br>Generator A/B    | XXXXXXXX      |
| 7919H Reload Register HC 791AH Reload Register LD 791BH Reload Register HD 791CH Reload Register LE 791DH Reload Register HE 791EH Reload Register LF 791FH Reload Register LF 7920H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis 7924H to 7927H   |       | PRLHB             | R/W    |                           | XXXXXXXX      |
| 791AH Reload Register LD 791BH Reload Register HD 791CH Reload Register LE 791DH Reload Register HE 791EH Reload Register LF 791FH Reload Register HF 7920H Input Capture Regis 7921H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis 7924H to 7927H  |       | PRLLC             | R/W    |                           | XXXXXXXX      |
| 791BH Reload Register HD 791CH Reload Register LE 791DH Reload Register HE 791EH Reload Register LF 791FH Reload Register HF 7920H Input Capture Regis 7921H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis 7924H to 7927H   |       | PRLHC             | R/W    | 16-bit Programmable       | XXXXXXXX      |
| 791CH Reload Register LE 791DH Reload Register HE 791EH Reload Register LF 791FH Reload Register HF 7920H Input Capture Regis 7921H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis 7924H to 7927H  |       | PRLLD             | R/W    | Pulse<br>Generator C/D    | XXXXXXXX      |
| 791DH Reload Register HE 791EH Reload Register LF 791FH Reload Register HF 7920H Input Capture Regis 7921H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis 7924H to 7927H   |       | PRLHD             | R/W    |                           | XXXXXXXX      |
| 791EH Reload Register LF 791FH Reload Register HF 7920H Input Capture Regis 7921H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis 7924H to 7927H  |       | PRLLE             | R/W    |                           | XXXXXXXX      |
| 791FH Reload Register HF 7920H Input Capture Regis 7921H Input Capture Regis 7922H Input Capture Regis 7923H Input Capture Regis 7924H to 7927H   |       | PRLHE             | R/W    | 16-bit Programmable       | XXXXXXXX      |
| 7920н Input Capture Regis 7921н Input Capture Regis 7922н Input Capture Regis 7923н Input Capture Regis 7924н to 7927н  |       | PRLLF             | R/W    | Pulse<br>Generator E/F    | XXXXXXXX      |
| 7921н Input Capture Regis 7922н Input Capture Regis 7923н Input Capture Regis 7924н to 7927н  |       | PRLHF             | R/W    |                           | XXXXXXXXB     |
| 7922н Input Capture Regis 7923н Input Capture Regis 7924н to 7927н  | ter 0 | IPCP0             | R      |                           | XXXXXXXX      |
| 7923н Input Capture Regis<br>7924н to<br>7927н  | ter 0 | IPCP0             | R      |                           | XXXXXXXXB     |
| 7924н to<br>7927н   | ter 1 | IPCP1             | R      | Input Capture 0/1         | XXXXXXXXB     |
| 7927н   | ter 1 | IPCP1             | R      |                           | XXXXXXXXB     |
|   |       | Reserv            | 'ed    |                           | 1             |
| 7928н Input Capture Regis   | ter 4 | IPCP4             | R      |                           | XXXXXXXX      |
| 7929н Input Capture Regis   | ter 4 | IPCP4             | R      | lanut Continue 4/5        | XXXXXXXX      |
| 792Ан Input Capture Regis   | ter 5 | IPCP5             | R      | Input Capture 4/5         | XXXXXXXX      |
| 792Вн Input Capture Regis   | ter 5 | IPCP5             | R      |                           | XXXXXXXXB     |

| Address           | Register                             | Abbrevia-<br>tion | Access | Resource name      | Initial value |
|-------------------|--------------------------------------|-------------------|--------|--------------------|---------------|
| 792Сн             | Input Capture Register 6             | IPCP6             | R      |                    | XXXXXXXXB     |
| 792Dн             | Input Capture Register 6             | IPCP6             | R      | Input Conturo 6/7  | XXXXXXXXB     |
| 792Ен             | Input Capture Register 7             | IPCP7             | R      | Input Capture 6/7  | XXXXXXXXB     |
| 792Fн             | Input Capture Register 7             | IPCP7             | R      |                    | XXXXXXXXB     |
| 7930н to<br>7937н |                                      | Reserve           | ed     |                    |               |
| 7938н             | Output Compare Register 4            | OCCP4             | R/W    |                    | XXXXXXX       |
| 7939н             | Output Compare Register 4            | OCCP4             | R/W    | Output Compare 4/E | XXXXXXX       |
| 793Ан             | Output Compare Register 5            | OCCP5             | R/W    | Output Compare 4/5 | XXXXXXXXB     |
| 793Вн             | Output Compare Register 5            | OCCP5             | R/W    |                    | XXXXXXXXB     |
| 793Сн             | Output Compare Register 6            | OCCP6             | R/W    |                    | XXXXXXXXB     |
| 793Dн             | Output Compare Register 6            | OCCP6             | R/W    | Output Compare 6/7 | XXXXXXXXB     |
| 793Ен             | Output Compare Register 7            | OCCP7             | R/W    | Output Compare 6/7 | XXXXXXXX      |
| 793Гн             | Output Compare Register 7            | OCCP7             | R/W    |                    | XXXXXXXX      |
| 7940н             | Timer Data Register 0                | TCDT0             | R/W    |                    | 00000000в     |
| 7941н             | Timer Data Register 0                | TCDT0             | R/W    | I/O Time or O      | 0000000в      |
| 7942н             | Timer Control Status Register 0      | TCCSL0            | R/W    | I/O Timer 0        | 0000000в      |
| 7943н             | Timer Control Status Register 0      | TCCSH0            | R/W    |                    | 0XXXXXXXB     |
| 7944н             | Timer Data Register 1                | TCDT1             | R/W    |                    | 00000000в     |
| 7945н             | Timer Data Register 1                | TCDT1             | R/W    | I/O Time on 4      | 0000000в      |
| 7946н             | Timer Control Status Register 1      | TCCSL1            | R/W    | I/O Timer 1        | 0000000в      |
| 7947н             | Timer Control Status Register 1      | TCCSH1            | R/W    |                    | 0XXXXXXXB     |
| 7948н             | Times Decister O/Deleged Decister O  | TMR0/             | R/W    | 16-bit Reload      | XXXXXXXXB     |
| 7949н             | Timer Register 0/Reload Register 0   | TMRLR0            | R/W    | Timer 0            | XXXXXXXX      |
| 794Ан             | Times Decister 4/Deleged Decister 4  | TMR1/             | R/W    | 16-bit Reload      | XXXXXXXXB     |
| 794Вн             | - Timer Register 1/Reload Register 1 | TMRLR1            | R/W    | Timer 1            | XXXXXXXX      |
| 794Сн             | Timer Degister 2/Delegel Degister 2  | TMR2/             | R/W    | 16-bit Reload      | XXXXXXXX      |
| 794Dн             | - Timer Register 2/Reload Register 2 | TMRLR2            | R/W    | Timer 2            | XXXXXXXX      |
| 794Ен             | Timer Degister 2/Delegal Degister 2  | TMR3/             | R/W    | 16-bit Reload      | XXXXXXXX      |
| 794Fн             | Timer Register 3/Reload Register 3   | TMRLR3            | R/W    | Timer 3            | XXXXXXXXB     |

| Address           | Register   | Abbrevia-<br>tion | Access      | Resource name                | Initial value         |  |  |  |
|-------------------|--|-------------------|-------------|------------------------------|-----------------------|--|--|--|
| 7950н             | Serial Mode Register 3                               | SMR3              | W, R/W      |                              | 0000000В              |  |  |  |
| 7951н             | Serial Control Register 3                            | SCR3              | W, R/W      |                              | 0000000В              |  |  |  |
| 7952н             | Reception/Transmission Data<br>Register 3            | RDR3/<br>TDR3     | R/W         |                              | 0000000В              |  |  |  |
| 7953н             | Serial Status Register 3                             | SSR3              | R,R/W       | UART3                        | 00001000в             |  |  |  |
| 7954н             | Extended Communication Control Register 3            | ECCR3             | R,W,<br>R/W | UARTS                        | 000000XXB             |  |  |  |
| 7955н             | Extended Status/Control Register 3                   | ESCR3             | R/W         |                              | 00000100в             |  |  |  |
| 7956н             | Baud Rate Generator Register 30                      | BGR30             | R/W         |                              | 0000000в              |  |  |  |
| 7957н             | Baud Rate Generator Register 31                      | BGR31             | R/W         |                              | 0000000в              |  |  |  |
| 7958н,<br>7959н   |  | Reserve           | ed          |                              |                       |  |  |  |
| 7960н             | Clock Monitor Function Control<br>Register           | CSVCR             | R, R/W      | Clock Monitor                | 00011100в             |  |  |  |
| 7961н to<br>796Dн |  | Reserved          |             |                              |                       |  |  |  |
| 796Ен             | CAN Direct Mode Register                             | CDMR              | R/W         | CAN Clock Sync               | XXXXXXX0 <sub>B</sub> |  |  |  |
| <b>796</b> Fн     |  | Reserve           | ed          |                              |                       |  |  |  |
| 7970н             | I <sup>2</sup> C Bus Status Register 0               | IBSR0             | R           |                              | 0000000В              |  |  |  |
| 7971н             | I <sup>2</sup> C Bus Control Register 0              | IBCR0             | W,R/W       |                              | 0000000В              |  |  |  |
| 7972н             | I <sup>2</sup> C 10-bit Slave Address Register 0     | ITBAL0            | R/W         |                              | 0000000В              |  |  |  |
| 7973н             | 17-0 TO-bit Slave Address Register 0                 | ITBAH0            | R/W         |                              | 0000000В              |  |  |  |
| 7974н             | I <sup>2</sup> C 10-bit Slave Address Mask Register  | ITMKL0            | R/W         | I <sup>2</sup> C Interface 0 | 11111111в             |  |  |  |
| 7975н             | 0  | ITMKH0            | R/W         |                              | 00111111в             |  |  |  |
| 7976н             | I <sup>2</sup> C 7-bit Slave Address Register 0      | ISBA0             | R/W         |                              | 0000000в              |  |  |  |
| 7977н             | I <sup>2</sup> C 7-bit Slave Address Mask Register 0 | ISMK0             | R/W         |                              | 01111111в             |  |  |  |
| 7978н             | I <sup>2</sup> C data register 0                     | IDAR0             | R/W         |                              | 0000000в              |  |  |  |
| 7979н,<br>797Ан   |  | Reserve           | ed          |                              |                       |  |  |  |
| 797Вн             | I <sup>2</sup> C Clock Control Register 0            | ICCR0             | R/W         | I <sup>2</sup> C Interface 0 | 00011111в             |  |  |  |
| 797Сн to<br>79А1н |  | Reserve           | ed          |                              | •                     |  |  |  |
| 79А2н             | Flash Write Control Register 0                       | FWR0              | R/W         |                              | 0000000в              |  |  |  |
| 79А3н             | Flash Write Control Register 1                       | FWR1              | R/W         | Dual Operation<br>Flash      | 0000000В              |  |  |  |
| 79А4н             | Sector Change Setting Register                       | SSR0              | R/W         | 1 10311                      | 00XXXXX0в             |  |  |  |
| 79А5н to<br>79С1н |  | Reserve           | ed          |                              | (Continued            |  |  |  |

### (Continued)

| Address           | Register                          | Abbrevia-<br>tion | Access               | Resource name                | Initial value |  |  |
|-------------------|-----------------------------------|-------------------|----------------------|------------------------------|---------------|--|--|
| 79С2н             |                                   | Setting Pro       | hibited              |                              | <b>'</b>      |  |  |
| 79С3н to<br>79DFн | Reserved                          |                   |                      |                              |               |  |  |
| 79Е0н             | Detect Address Setting Register 0 | PADR0             | R/W                  |                              | XXXXXXXXB     |  |  |
| 79Е1н             | Detect Address Setting Register 0 | PADR0             | R/W                  |                              | XXXXXXXXB     |  |  |
| 79Е2н             | Detect Address Setting Register 0 | PADR0             | R/W                  | Address Match<br>Detection 0 | XXXXXXXXB     |  |  |
| 79Е3н             | Detect Address Setting Register 1 | PADR1             | R/W                  |                              | XXXXXXXXB     |  |  |
| 79Е4н             | Detect Address Setting Register 1 | PADR1             | R/W                  |                              | XXXXXXXX      |  |  |
| 79Е5н             | Detect Address Setting Register 1 | PADR1             | R/W                  | Detection                    | XXXXXXXX      |  |  |
| 79Е6н             | Detect Address Setting Register 2 | PADR2             | R/W                  |                              | XXXXXXXX      |  |  |
| 79Е7н             | Detect Address Setting Register 2 | PADR2             | R/W                  |                              | XXXXXXXX      |  |  |
| 79Е8н             | Detect Address Setting Register 2 | PADR2             | R/W                  |                              | XXXXXXXX      |  |  |
| 79Е9н to<br>79ЕFн |                                   | Reserv            | ed                   |                              |               |  |  |
| <b>79F0</b> н     | Detect Address Setting Register 3 | PADR3             | R/W                  |                              | XXXXXXXXB     |  |  |
| <b>79F1</b> н     | Detect Address Setting Register 3 | PADR3             | R/W                  |                              | XXXXXXXX      |  |  |
| <b>79F2</b> н     | Detect Address Setting Register 3 | PADR3             | R/W                  |                              | XXXXXXXXB     |  |  |
| 79F3н             | Detect Address Setting Register 4 | PADR4             | R/W                  |                              | XXXXXXXXB     |  |  |
| 79F4н             | Detect Address Setting Register 4 | PADR4             | R/W                  | Address Match Detection 1    | XXXXXXXXB     |  |  |
| 79F5н             | Detect Address Setting Register 4 | PADR4             | R/W                  | Detection                    | XXXXXXXXB     |  |  |
| 79F6н             | Detect Address Setting Register 5 | PADR5             | R/W                  |                              | XXXXXXXXB     |  |  |
| 79F7н             | Detect Address Setting Register 5 | PADR5             | R/W                  |                              | XXXXXXXXB     |  |  |
| 79F8н             | Detect Address Setting Register 5 | PADR5             | R/W                  |                              | XXXXXXXXB     |  |  |
| 79F9н to<br>7BFFн |                                   | Reserv            | ed                   |                              |               |  |  |
| 7C00н to<br>7CFFн | Reserved for CAN Int              | erface 1. Refe    | er to " <b>■</b> CAN | N CONTROLLERS"               |               |  |  |
| 7D00н to<br>7DFFн | Reserved for CAN Int              | erface 1. Refe    | er to " <b>■</b> CAN | N CONTROLLERS"               |               |  |  |
| 7E00н to<br>7FFFн |                                   | Reserv            | ed                   |                              |               |  |  |

Notes: • Initial value of "X" represents unknown value.

• Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results reading "X".

#### **■ CAN CONTROLLERS**

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
  - Supports transmission/reception in standard frame and extended frame formats
- Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
  - 29-bit ID and 8-byte data
  - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
  - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbps to 2 Mbps (when input clock is at 16 MHz)

#### **List of Control Registers**

| Address | Register                           | Abbreviation | Access   | Initial Value |
|---------|------------------------------------|--------------|----------|---------------|
| CAN1    | Register                           | Abbreviation |          | ililiai value |
| 000080н | Message buffer enable register     | BVALR        | R/W      | 0000000В      |
| 000081н | Wessage builer enable register     | DVALIC       | 10,44    | 0000000В      |
| 000082н | Transmit request register          | TREQR        | R/W      | 0000000В      |
| 000083н | Transmit request register          | INEQN        | IN/VV    | 0000000В      |
| 000084н | Transmit cancel register           | TCANR        | W        | 0000000В      |
| 000085н | Transmit cancer register           | TOANK        | VV       | 0000000В      |
| 000086н | Transmission complete register     | TCR          | R/W      | 0000000В      |
| 000087н | Transmission complete register     | TOIX         | 10,00    | 0000000В      |
| 000088н | Receive complete register          | RCR          | R/W      | 0000000В      |
| 000089н | Treceive complete register         | KOK          | 10,44    | 0000000В      |
| 00008Ан | Remote request receiving register  | RRTRR        | R/W      | 0000000В      |
| 00008Вн | Tremote request receiving register | KKIIKK       | 10,44    | 0000000В      |
| 00008Сн | Receive overrun register           | ROVRR        | R/W      | 0000000В      |
| 00008Dн | receive overrail register          | NOVIN        | 17/ / /  | 0000000В      |
| 00008Ен | Reception interrupt                | RIER         | R/W      | 0000000В      |
| 00008Fн | enable register                    | NILIX        | 1 (/ V V | 0000000В      |

| CAN1         Register         Abbreviation         Access         Initial value           007D00H         Control status register         CSR         R/W, W         00XXXX000s           007D02H         Last event indicator register         LEIR         R/W         000X0000s           007D03H         Control status register         LEIR         R/W         000X0000s           007D04H         Control status register         LEIR         R/W         000X0000s           007D05H         Receive/transmit error counter         RTEC         R         000000000s           007D06H         Bit timing register         BTR         R/W         111111111s           007D08H         IDE register         IDER         R/W         XXXXXXXXxxxxxxxxxxxxxxxxxxxxxxxxxxxxx  | Address | - Register                     | Abbreviation | Access  | Initial Value  |
|---|---------|--------------------------------|--------------|---------|----------------|
| 007D01H         Control status register         CSR         RW, R         00XXX000B           007D02H         Last event indicator register         LEIR         R/W         000X0000B           007D03H         Receive/transmit error counter         RTEC         R         00000000B           007D05H         Bit timing register         BTR         R/W         11111111B           007D07H         Bit timing register         BTR         R/W         1111111B           007D08H         IDE register         IDER         R/W         XXXXXXXXB           007D09H         Transmit RTR register         TRTRR         R/W         00000000B           007D0AH         Transmit erceive waiting register         RFWTR         R/W         XXXXXXXXB           007D0CH         Remote frame receive waiting register         RFWTR         R/W         00000000B           007D0FH         Transmit interrupt enable register         TIER         R/W         00000000B           007D10H         Acceptance mask select register         AMSR         R/W         XXXXXXXXXB           007D13H         Acceptance mask register 0         AMR0         R/W         XXXXXXXXXB           007D15H         Acceptance mask register 1         AMR1         AMR1         R/W | CAN1    | Register                       | Appleviation | Access  | illiliai value |
| 007D01H         007D02H         Last event indicator register         LEIR         R/W, R         000XX000b           007D03H         Last event indicator register         LEIR         R/W         000X0000b           007D04H         Receive/transmit error counter         RTEC         R         00000000b           007D05H         Bit timing register         BTR         R/W         11111111b           007D07H         IDE register         IDER         R/W         XXXXXXXXB           007D08H         IDE register         IDER         R/W         XXXXXXXXB           007D09H         Transmit RTR register         TRTRR         R/W         00000000b           007D0CH         Remote frame receive waiting register         RFWTR         R/W         XXXXXXXXB           007D0DH         Transmit interrupt enable register         TIER         R/W         00000000b           007D10H         Acceptance mask select register         AMSR         R/W         XXXXXXXXB           007D12H         Acceptance mask register 0         AMR0         R/W         XXXXXXXXB           007D15H         Acceptance mask register 1         AMR0         R/W         XXXXXXXXB           007D16H         Acceptance mask register 1         AMR1         R/W     | 007D00н | Control status register        | CSB          | R/W, W  | 0XXXX0X1в      |
| DOTD03H   | 007D01н | — Control status register      | CSK          | R/W, R  | 00XXX000в      |
| 007D03H         Receive/transmit error counter         RTEC         R         000000000s 00000000s 00000000s 00000000   | 007D02н | Last event indicator register  | I EID        | DAM     | 000Х0000в      |
| 007D05H         Receive/transmit error counter         RTEC         R         00000000B           007D06H         Bit timing register         BTR         R/W         11111111B           007D07H         107D08H         Bit timing register         IDER         R/W         XXXXXXXXB           007D09H         107D09H         IDE register         TRTRR         R/W         00000000B           007D0AH         Transmit RTR register         TRTRR         R/W         00000000B           007D0CH         Remote frame receive waiting register         RFWTR         R/W         XXXXXXXXB           007D0FH         Transmit interrupt enable register         TIER         R/W         00000000B           007D10H         Acceptance mask select register         AMSR         R/W         XXXXXXXXB           007D13H         Acceptance mask register 0         AMR0         R/W         XXXXXXXXB           007D15H         XXXXXXXXB         XXXXXXXXB         XXXXXXXXB           007D17H         XXXXXXXXB         XXXXXXXXB           007D18H         XXXXXXXXB         XXXXXXXXB           007D19H         XXXXXXXXB         XXXXXXXXB           XXXXXXXXB         XXXXXXXXB  | 007D03н | Last event indicator register  | LEIK         | K/VV    | XXXXXXXXB      |
| 007D05H         007D06H         Bit timing register         BTR         R/W         11111111B X111111B X111111B X1111111B X1111111B X1111111B X1111111B X1111111B           007D08H         IDE register         IDER         R/W         XXXXXXXXB XXXXXXXB XXXXXXXB XXXXXXXB XXXXXX   | 007D04н | Pagaiya/tranamit arrar aguntar | DTEC         | В       | 0000000В       |
| 007D07H         Bit timing register         BTR         R/W         X1111111B           007D08H         IDE register         IDER         R/W         XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX  | 007D05н | Receive/transmit error counter | RIEC         | K       | 0000000в       |
| 007D07H         007D08H         IDE register         IDER         R/W         XXXXXXXX8<br>XXXXXXXX8<br>XXXXXXXX8<br>XXXXXXXX8           007D0AH<br>007D0BH         Transmit RTR register         TRTRR         R/W         000000000b<br>00000000b<br>00000000b           007D0CH<br>007D0DH         Remote frame receive waiting<br>register         RFWTR         R/W         XXXXXXXX8<br>XXXXXXXX8           007D0EH         Transmit interrupt<br>enable register         TIER         R/W         00000000b<br>0000000b<br>0000000b           007D10H         Acceptance mask<br>select register         AMSR         R/W         XXXXXXXXX<br>XXXXXXXX8<br>XXXXXXXX8<br>XXXXXXXX8<br>XXXXXX   | 007D06н | Bit timing register            | DTD          | DΛΛ     |                |
| IDE register   IDER   | 007D07н |                                | DIK          | FX/VV   | Х1111111в      |
| 007D09H         XXXXXXXB           007D0AH         Transmit RTR register         TRTRR         R/W         00000000B           007D0CH         Remote frame receive waiting register         RFWTR         R/W         XXXXXXXXB           007D0DH         Transmit interrupt enable register         TIER         R/W         00000000B           007D10H         Acceptance mask select register         AMSR         R/W         XXXXXXXXB           007D13H         Acceptance mask register 0         AMR0         R/W         XXXXXXXXXB           007D15H         Acceptance mask register 0         AMR0         R/W         XXXXXXXXB           007D17H         Acceptance mask register 1         AMR1         R/W         XXXXXXXXXB           007D19H         Acceptance mask register 1         AMR1         R/W         XXXXXXXXXB  | 007D08н | IDE register                   | IDED         | DΛΛ     |                |
| 007D0BH         Transmit RTR register         TRTRR         R/W         000000008           007D0CH         Remote frame receive waiting register         RFWTR         R/W         XXXXXXXXB XXXXXXXXXXXXXXXXXXXXXXXXXXXX  | 007D09н | IDE Tegistei                   | IDEK         | FX/ V V | XXXXXXXXB      |
| 007D0BH         CO0000000B           007D0CH         Remote frame receive waiting register         RFWTR         R/W         XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX   | 007D0Ан | Transmit DTD register          | TDTDD        | DΛΛ     | 0000000в       |
| 007D0DH         register         RFWTR         R/W         XXXXXXXXB           007D0EH         Transmit interrupt enable register         TIER         R/W         000000000B 00000000B 00000000B 00000000  | 007D0Вн | Transmit KTK register          | IKIKK        | F/VV    | 0000000в       |
| 007D0DH         register         XXXXXXXXB           007D0EH         Transmit interrupt enable register         TIER         R/W         00000000B 0000000B 0000000B 00000000B 000000   | 007D0Сн | Remote frame receive waiting   | DE\\/TD      | DΛΛ     |                |
| 007D0FH         enable register         TIER         R/W         000000000B           007D10H         Acceptance mask select register         AMSR         R/W         XXXXXXXXB XXXXXXB XXXXXXXXB XXXXXXXXB XXXXXX   | 007D0Dн | register                       | IXI VVIIX    | 17/ 7/  | XXXXXXX        |
| 007D0FH         enable register         000000000B           007D10H         Acceptance mask select register         AMSR         R/W         XXXXXXXXBB           007D12H         Select register         XXXXXXXXBB         XXXXXXXXBB           007D13H         Acceptance mask register 0         AMR0         R/W         XXXXXXXXBB           007D15H         Acceptance mask register 0         AMR0         R/W         XXXXXXXXXBB           007D17H         Acceptance mask register 1         AMR1         R/W         XXXXXXXXXBB           007D19H         Acceptance mask register 1         AMR1         R/W         XXXXXXXXXBB   | 007D0Ен |                                | TIED         | DΛΛ     |                |
| 007D11H         Acceptance mask select register         AMSR         R/W         XXXXXXXXB           007D12H         007D13H         XXXXXXXXB         XXXXXXXXB           007D14H         Acceptance mask register 0         AMR0         R/W         XXXXXXXXB           007D15H         XXXXXXXXXB         XXXXXXXXXB         XXXXXXXXXB           007D17H         Acceptance mask register 1         AMR1         R/W         XXXXXXXXXB           007D19H         Acceptance mask register 1         AMR1         R/W         XXXXXXXXXB   | 007D0Fн | enable register                | HEIX         | 17/ 7/  | 0000000в       |
| 007D12H         Acceptance mask select register         AMSR         R/W           007D13H         XXXXXXXXB         XXXXXXXXB           007D14H         Acceptance mask register 0         AMR0         R/W           007D15H         XXXXXXXXB         XXXXXXXXB           007D16H         XXXXXXXXXB         XXXXXXXXB           007D17H         Acceptance mask register 1         AMR1         R/W           XXXXXXXXXB         XXXXXXXXXB           XXXXXXXXXB         XXXXXXXXXB   | 007D10н |                                |              |         | XXXXXXXXB      |
| 007D12H         Select register         XXXXXXXXB           007D13H         XXXXXXXXXB           007D14H         XXXXXXXXXB           007D15H         XXXXXXXXXB           007D16H         XXXXXXXXXB           007D17H         XXXXXXXXB           007D18H         XXXXXXXXXB           007D19H         XXXXXXXXXB           007D1AH         XXXXXXXXXB  | 007D11н | Acceptance mask                | AMCD         | DAM     | XXXXXXXXB      |
| 007D14H         007D15H         Acceptance mask register 0         AMR0         R/W         XXXXXXXXXB           007D16H         007D17H         XXXXXXXXXB         XXXXXXXXXB           007D18H         007D19H         XXXXXXXXXB           007D1AH         Acceptance mask register 1         AMR1         R/W   | 007D12н | select register                | AWON         | 17/ 7/  |                |
| 007D15H         Acceptance mask register 0         AMR0         R/W         XXXXXXXXB           007D17H         007D18H         XXXXXXXXXB           007D19H         Acceptance mask register 1         AMR1         R/W           XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX  | 007D13н |                                |              |         | XXXXXXXXB      |
| 007D16H         Acceptance mask register 0         AMR0         R/W           007D17H         XXXXXXXXXB           007D18H         XXXXXXXXXB           007D19H         Acceptance mask register 1           007D1AH         AMR1           R/W         XXXXXXXXXB           XXXXXXXXXXB  | 007D14н |                                |              |         |                |
| 007D16H         XXXXXXXXB           007D17H         XXXXXXXXB           007D18H         XXXXXXXXB           007D19H         XXXXXXXXB           Acceptance mask register 1         AMR1           R/W         XXXXXXXXXB           XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX   | 007D15н | Acceptance mask register 0     | ΔΜΡΩ         | P/M     | XXXXXXX        |
| 007D18H         007D19H         Acceptance mask register 1         AMR1         R/W         XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX  | 007D16н | Acceptance mask register 0     | VINIVO       | 17/ 7/  |                |
| 007D19H     Acceptance mask register 1     AMR1     R/W     XXXXXXXXXB       XXXXXXXXXXB     XXXXXXXXXXB  | 007D17н | 1                              |              |         | XXXXXXXXB      |
| O07D1AH Acceptance mask register 1 AMR1 R/W XXXXXXXXXB  | 007D18н |                                | AMR1         |         |                |
| 007D1A <sub>H</sub> XXXXXXXX <sub>B</sub>   | 007D19н | Acceptance meak register 4     |              | R/W     | XXXXXXX        |
| 007D1Bн XXXXXXXXв   | 007D1Ан | Acceptance mask register 1     |              |         |                |
|   | 007D1Вн | 7                              |              |         | XXXXXXXXB      |

### **List of Message Buffers (ID Registers)**

| Address                  | - Register          | Abbreviation | Access | Initial Value               |
|--------------------------|---------------------|--------------|--------|-----------------------------|
| CAN1                     | Register            | Abbreviation | Access | ilillai value               |
| 007С00н<br>to<br>007С1Fн | General-purpose RAM | _            | R/W    | XXXXXXXB<br>to<br>XXXXXXXXB |
| 007С20н                  |                     |              |        | XXXXXXXXB                   |
| 007С21н                  | ID as sisten 0      | IDDO         | DAA    | XXXXXXXXB                   |
| 007С22н                  | ID register 0       | IDR0         | R/W    | XXXXXXXXB                   |
| 007С23н                  |                     |              |        | XXXXXXXXB                   |
| 007С24н                  |                     |              |        | XXXXXXXXB                   |
| 007С25н                  | ID as sisten 4      | IDD4         | DAA    | XXXXXXXXB                   |
| 007С26н                  | ID register 1       | IDR1         | R/W    | XXXXXXXXB                   |
| 007С27н                  |                     |              |        | XXXXXXXXB                   |
| 007С28н                  |                     |              |        | XXXXXXXXB                   |
| 007С29н                  | ID register 2       | IDR2         | R/W    | XXXXXXXXB                   |
| 007С2Ан                  | - ID register 2     | IDKZ         | R/VV   | XXXXXXXXB                   |
| 007С2Вн                  |                     |              |        | XXXXXXXXB                   |
| 007С2Сн                  |                     |              |        | XXXXXXXXB                   |
| 007С2Dн                  | ID register 3       | IDR3         | R/W    | XXXXXXXXB                   |
| 007С2Ен                  | Tib register 3      | IDIX3        | K/VV   | XXXXXXXXB                   |
| 007С2Гн                  |                     |              |        | XXXXXXXXB                   |
| 007С30н                  |                     |              |        | XXXXXXXX                    |
| 007С31н                  | ID register 4       | IDR4         | R/W    | XXXXXXX                     |
| 007С32н                  | Tib Tegister 4      |              |        | XXXXXXXX                    |
| 007С33н                  |                     |              |        | XXXXXXX                     |
| 007С34н                  |                     |              |        | XXXXXXXXB                   |
| 007С35н                  | ID register 5       | IDR5         | R/W    | XXXXXXX                     |
| 007С36н                  | Tib Tegister 3      | טולו         | 10,00  | XXXXXXXXB                   |
| 007С37н                  |                     |              |        | XXXXXXXXB                   |
| 007С38н                  |                     |              |        | XXXXXXXXB                   |
| 007С39н                  | ID register 6       | IDR6         | R/W    | XXXXXXXXB                   |
| 007С3Ан                  | 12 Togister 0       | IDIO         | 1000   | XXXXXXXXB                   |
| 007С3Вн                  |                     |              |        | XXXXXXXXB                   |
| 007С3Сн                  |                     |              |        | XXXXXXXXB                   |
| 007С3Дн                  | ID register 7       | IDR7         | R/W    | XXXXXXXXB                   |
| 007С3Ен                  |                     | IDI(I        |        | XXXXXXXXB                   |
| 007С3Гн                  |                     |              |        | XXXXXXX                     |

| Address | Register        | Abbreviation | Access | Initial Value |
|---------|-----------------|--------------|--------|---------------|
| CAN1    | Register        | Abbieviation | Access | mitiai vaide  |
| 007С40н |                 |              |        | XXXXXXXXB     |
| 007С41н | ID register 8   | IDR8         | R/W    | XXXXXXX       |
| 007С42н |                 | IDINO        | 10,00  | XXXXXXXX      |
| 007С43н |                 |              |        | XXXXXXXXB     |
| 007С44н |                 |              |        | XXXXXXXX      |
| 007С45н | ID register 9   | IDR9         | R/W    | XXXXXXXXB     |
| 007С46н | ib register 9   | IDIN         | 10,00  | XXXXXXXX      |
| 007С47н |                 |              |        | XXXXXXXXB     |
| 007С48н |                 |              |        | XXXXXXXX      |
| 007С49н | ID register 10  | IDR10        | R/W    | XXXXXXXXB     |
| 007С4Ан | ib register to  | ואמו         | R/VV   | XXXXXXXX      |
| 007С4Вн |                 |              |        | XXXXXXXXB     |
| 007С4Сн |                 |              | R/W -  | XXXXXXXX      |
| 007С4Dн | ID register 11  | IDR11        |        | XXXXXXXXB     |
| 007С4Ен | ID register 11  |              |        | XXXXXXXX      |
| 007С4Гн |                 |              |        | XXXXXXXXB     |
| 007С50н |                 |              | R/W -  | XXXXXXXXB     |
| 007С51н | ID register 12  | IDR12        |        | XXXXXXXXB     |
| 007С52н | ID register 12  |              |        | XXXXXXXX      |
| 007С53н |                 |              |        | XXXXXXXXB     |
| 007С54н |                 |              |        | XXXXXXXXB     |
| 007С55н | ID vaniatov 40  | IDD40        | DAM    | XXXXXXXXB     |
| 007С56н | ID register 13  | IDR13        | R/W    | XXXXXXXXB     |
| 007С57н |                 |              |        | XXXXXXXXB     |
| 007С58н |                 |              |        | XXXXXXXX      |
| 007С59н | ID register 4.4 | IDD44        | D ///  | XXXXXXXXB     |
| 007С5Ан | ID register 14  | IDR14        | R/W    | XXXXXXXX      |
| 007С5Вн |                 |              |        | XXXXXXXXB     |
| 007С5Сн |                 |              |        | XXXXXXXXB     |
| 007С5Dн | ID waster 45    | IDDAE        | R/W _  | XXXXXXXXB     |
| 007С5Ен | ID register 15  | IDR15        |        | XXXXXXXX      |
| 007С5Гн |                 |              |        | XXXXXXXXB     |

### List of Message Buffers (DLC Registers and Data Registers)

| Address | Register        | Abbreviation | Access | Initial Value                          |  |
|---------|-----------------|--------------|--------|--|--|
| CAN1    | Register        | Abbreviation | Access | illitiai valu <del>e</del>             |  |
| 007С60н | DLC register 0  | DLCR0        | R/W    | XXXXXXXXB                              |  |
| 007С61н | DLO register 0  | DECINO       | 10,77  | XXXXXXXB                               |  |
| 007С62н | DLC register 1  | DLCR1        | R/W    | XXXXXXXXB                              |  |
| 007С63н | DEO register i  | DECITI       | 10,44  | XXXXXXXXX                              |  |
| 007С64н | DLC register 2  | DLCR2        | R/W    | XXXXXXXXB                              |  |
| 007С65н | DEO register 2  | DEGINZ       | 10,44  | XXXXXXXXX                              |  |
| 007С66н | DLC register 3  | DLCR3        | R/W    | XXXXXXXXB                              |  |
| 007С67н | DLO register 3  | DECKS        | 10/77  | XXXXXXXX                               |  |
| 007С68н | DLC register 4  | DLCR4        | R/W    | XXXXXXXXB                              |  |
| 007С69н | DLC register 4  | DLCK4        | IN/VV  | VVVVVV                                 |  |
| 007С6Ан | DI C register 5 | DLCR5        | R/W    | XXXXXXX                                |  |
| 007С6Вн | DLC register 5  | DLCR5        | R/VV   | AAAAAAAB                               |  |
| 007С6Сн | DLC register 6  | DLCR6        | R/W    | XXXXXXXXB                              |  |
| 007С6Дн | DLO register o  | DECINO       | 10/77  | XXXXXXXX                               |  |
| 007С6Ен | DLC register 7  | DLCR7        | R/W    | XXXXXXXXB                              |  |
| 007С6Гн | DLC register /  | DEOIN        | IN/VV  | VVVVVVR                                |  |
| 007С70н | DLC register 8  | DLCR8        | R/W    | XXXXXXXXB                              |  |
| 007С71н | DLC register 6  | DLCKO        | IN/VV  | VVVVVV                                 |  |
| 007С72н | DLC register 9  | DLCR9        | R/W    | XXXXXXXX                               |  |
| 007С73н | DLO register 9  | DECKS        | 10,77  | XXXXXXXX                               |  |
| 007С74н | DLC register 10 | DLCR10       | R/W    | XXXXXXXXB                              |  |
| 007С75н | DEC register 10 | DECITIO      | 10,77  | XXXXXXXXX                              |  |
| 007С76н | DLC register 11 | DLCR11       | R/W    | XXXXXXXXB                              |  |
| 007С77н | DLC register 11 | DECKTI       | IX/VV  | XXXXXXXX                               |  |
| 007С78н | DLC register 12 | DLCR12       | R/W    | XXXXXXXXB                              |  |
| 007С79н | DEG register 12 | DEGITIZ      | 10,77  | XXXXXXXXX                              |  |
| 007С7Ан | DLC register 13 | DLCR13       | R/W    | XXXXXXXXB                              |  |
| 007С7Вн | DEO TEGISTET 13 | DEGICIO      | 13/ VV | AAAAAAAAB                              |  |
| 007С7Сн | DLC register 14 | DLCR14       | R/W    | XXXXXXXX                               |  |
| 007С7Дн | DEO TEGISIEI 14 | DEGITIT      | 17/ 7/ | AAAAAAAAB                              |  |
| 007С7Ен | DLC register 15 | DLCR15       | R/W    | XXXXXXXXB                              |  |
| 007С7Гн | DEO TOGISTET TO | DEGITIO      | 17,44  | ////////////////////////////////////// |  |

| Address                  | Pogistor                      | Abbreviation | Access | Initial Value                |
|--------------------------|-------------------------------|--------------|--------|------------------------------|
| CAN1                     | - Register                    | Appreviation | Access | Initial Value                |
| 007С80н<br>to<br>007С87н | Data register 0<br>(8 bytes)  | DTR0         | R/W    | XXXXXXXXB<br>to<br>XXXXXXXXB |
| 007С88н<br>to<br>007С8Fн | Data register 1<br>(8 bytes)  | DTR1         | R/W    | XXXXXXXXB<br>to<br>XXXXXXXXB |
| 007С90н<br>to<br>007С97н | Data register 2<br>(8 bytes)  | DTR2         | R/W    | XXXXXXXXB<br>to<br>XXXXXXXXB |
| 007С98н<br>to<br>007С9Fн | Data register 3<br>(8 bytes)  | DTR3         | R/W    | XXXXXXXXB<br>to<br>XXXXXXXXB |
| 007СА0н<br>to<br>007СА7н | Data register 4<br>(8 bytes)  | DTR4         | R/W    | XXXXXXXXB<br>to<br>XXXXXXXXB |
| 007СА8н<br>to<br>007САFн | Data register 5<br>(8 bytes)  | DTR5         | R/W    | XXXXXXXXB<br>to<br>XXXXXXXXB |
| 007СВ0н<br>to<br>007СВ7н | Data register 6<br>(8 bytes)  | DTR6         | R/W    | XXXXXXXXB<br>to<br>XXXXXXXXB |
| 007СВ8н<br>to<br>007СВFн | Data register 7<br>(8 bytes)  | DTR7         | R/W    | XXXXXXXXB<br>to<br>XXXXXXXXB |
| 007СС0н<br>to<br>007СС7н | Data register 8<br>(8 bytes)  | DTR8         | R/W    | XXXXXXXXB<br>to<br>XXXXXXXXB |
| 007СС8н<br>to<br>007ССFн | Data register 9<br>(8 bytes)  | DTR9         | R/W    | XXXXXXXXB<br>to<br>XXXXXXXXB |
| 007CD0н<br>to<br>007CD7н | Data register 10<br>(8 bytes) | DTR10        | R/W    | XXXXXXXXB<br>to<br>XXXXXXXXB |
| 007CD8н<br>to<br>007CDFн | Data register 11<br>(8 bytes) | DTR11        | R/W    | XXXXXXXXB<br>to<br>XXXXXXXXB |
| 007СЕ0н<br>to<br>007СЕ7н | Data register 12<br>(8 bytes) | DTR12        | R/W    | XXXXXXXXB<br>to<br>XXXXXXXXB |
| 007СЕ8н<br>to<br>007СЕFн | Data register 13<br>(8 bytes) | DTR13        | R/W    | XXXXXXXB<br>to<br>XXXXXXXXB  |

| Address                  | Pagistar                      | Abbreviation | Access | Initial Value               |  |  |
|--------------------------|-------------------------------|--------------|--------|-----------------------------|--|--|
| CAN1                     | Register                      | Appreviation | Access | iiiitiai vaide              |  |  |
| 007СF0н<br>to<br>007СF7н | Data register 14<br>(8 bytes) | DTR14        | R/W    | XXXXXXXB<br>to<br>XXXXXXXXB |  |  |
| 007СF8н<br>to<br>007СFFн | Data register 15<br>(8 bytes) | DTR15        | R/W    | XXXXXXXB<br>to<br>XXXXXXXXB |  |  |

### ■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

| Interrupt cause               | El <sup>2</sup> OS<br>corre- | DMA ch | Interru | pt vector           | Interrupt control register |         |  |
|-------------------------------|------------------------------|--------|---------|---------------------|----------------------------|---------|--|
| •                             | sponding                     | number | Number  | Address             | Number                     | Address |  |
| Reset                         | N                            | _      | #08     | FFFFDCH             | _                          | _       |  |
| INT9 instruction              | N                            | _      | #09     | FFFFD8 <sub>H</sub> | _                          |         |  |
| Exception                     | N                            | _      | #10     | FFFFD4 <sub>H</sub> | _                          | _       |  |
| Reserved                      | N                            | _      | #11     | FFFFD0 <sub>H</sub> | ICDOO                      | 000000  |  |
| Reserved                      | N                            | _      | #12     | FFFFCCH             | ICR00                      | 0000B0⊦ |  |
| CAN 1 RX / Input Capture 6    | Y1                           | _      | #13     | FFFFC8 <sub>H</sub> | IOD04                      | 0000004 |  |
| CAN 1 TX/NS / Input Capture 7 | Y1                           | _      | #14     | FFFFC4 <sub>H</sub> | ICR01                      | 0000В1н |  |
| I <sup>2</sup> C              | N                            | _      | #15     | FFFFC0 <sub>H</sub> | IODOO                      | 000000  |  |
| Reserved                      | N                            |        | #16     | FFFFBCH             | ICR02                      | 0000B2⊦ |  |
| 16-bit Reload Timer 0         | Y1                           | 0      | #17     | FFFFB8⊦             | IODOO                      |         |  |
| 16-bit Reload Timer 1         | Y1                           | 1      | #18     | FFFFB4⊦             | ICR03                      | 0000B3⊦ |  |
| 16-bit Reload Timer 2         | Y1                           | 2      | #19     | FFFFB0 <sub>H</sub> | IOD04                      | 0000004 |  |
| 16-bit Reload Timer 3         | Y1                           | _      | #20     | FFFFAC⊢             | ICR04                      | 0000B4⊦ |  |
| PPG 4/5                       | N                            | _      | #21     | FFFFA8⊦             | IODOF                      | 000005  |  |
| PPG 6/7                       | N                            | _      | #22     | FFFFA4 <sub>H</sub> | ICR05                      | 0000B5⊦ |  |
| PPG 8/9/C/D                   | N                            | _      | #23     | FFFFA0 <sub>H</sub> | IODOG                      | 0000В6н |  |
| PPG A/B/E/F                   | N                            | _      | #24     | FFFF9C <sub>H</sub> | ICR06                      |         |  |
| Timebase Timer                | N                            | _      | #25     | FFFF98 <sub>H</sub> | 10007                      | 000007  |  |
| External Interrupt 8 to 11    | Y1                           | 3      | #26     | FFFF94 <sub>H</sub> | ICR07                      | 0000B7⊦ |  |
| Watch Timer                   | N                            | _      | #27     | FFFF90 <sub>H</sub> | ICDOS                      | 000000  |  |
| External Interrupt 12 to 15   | Y1                           | 4      | #28     | FFFF8C <sub>H</sub> | ICR08                      | 0000B8⊦ |  |
| A/D Converter                 | Y1                           | 5      | #29     | FFFF88 <sub>H</sub> | IODOO                      | 000000  |  |
| I/O Timer 0 / I/O Timer 1     | N                            | _      | #30     | FFFF84 <sub>H</sub> | ICR09                      | 0000B9⊦ |  |
| Input Capture 4/5             | Y1                           | 6      | #31     | FFFF80 <sub>H</sub> | IOD40                      | 000000  |  |
| Output Compare 4/5            | Y1                           | 7      | #32     | FFFF7C <sub>H</sub> | ICR10                      | 0000BA  |  |
| Input Capture 0/1             | Y1                           | 8      | #33     | FFFF78⊦             | ICD44                      | 000000  |  |
| Output Compare 6/7            | Y1                           | 9      | #34     | FFFF74 <sub>H</sub> | ICR11                      | 0000BB  |  |
| Reserved                      | N                            | 10     | #35     | FFFF70⊦             | ICD40                      | 000000  |  |
| Reserved                      | N                            | 11     | #36     | FFFF6C <sub>H</sub> | ICR12                      | 0000ВСн |  |
| UART 3 RX                     | Y2                           | 12     | #37     | FFFF68⊦             | IOD40                      | 000000  |  |
| UART 3 TX                     | Y1                           | 13     | #38     | FFFF64 <sub>H</sub> | ICR13                      | 0000ВDн |  |

### (Continued)

| Interrupt cause   | El <sup>2</sup> OS<br>corre- | DMA ch<br>number | Interrup | ot vector           | Interrupt control register |         |  |
|-------------------|------------------------------|------------------|----------|---------------------|----------------------------|---------|--|
|                   | sponding                     | number           | Number   | Address             | Number                     | Address |  |
| UART 2 RX         | Y2                           | 14               | #39      | FFFF60⊦             | ICR14                      | 0000BE  |  |
| UART 2 TX         | Y1                           | 15               | #40      | FFFF5C <sub>H</sub> | ICK 14                     | 0000ВЕн |  |
| Flash Memory      | N                            | _                | #41      | FFFF58 <sub>H</sub> | ICD45                      | 0000BFн |  |
| Delayed interrupt | N                            | _                | #42      | FFFF54 <sub>H</sub> | ICR15                      | ООООБГН |  |

Y1: Usable

Y2: Usable, with EI2OS stop function

N : Unusable

Notes: • The peripheral resources sharing the ICR register have the same interrupt level.

• When two peripheral resources share the ICR register, only one can use El<sup>2</sup>OSat a time.

• When either of the two peripheral resources sharing the ICR register specifies El<sup>2</sup>OS, the other one cannot use interrupts.


### **■ ELECTRICAL CHARACTERISTICS**

### 1. Absolute Maximum Ratings

| Parameter                                | Symbol               | Rat       | ing       | Unit  | Remarks   |
|--|----------------------|-----------|-----------|-------|---|
| raiailletei                              | Syllibol             | Min       | Max       | Oilit | Remarks   |
|  | Vcc                  | Vss - 0.3 | Vss + 6.0 | V     |   |
| Power supply voltage*1                   | AVcc                 | Vss - 0.3 | Vss + 6.0 | V     | Vcc = AVcc*2  |
|  | AVRH                 | Vss - 0.3 | Vss + 6.0 | V     | AVcc ≥ AVRH*2   |
| Input voltage*1                          | Vı                   | Vss - 0.3 | Vss + 6.0 | V     | *3  |
| Output voltage*1                         | Vo                   | Vss - 0.3 | Vss + 6.0 | V     | *3  |
| Maximum Clamp Current                    | <b>I</b> CLAMP       | -4.0      | +4.0      | mA    | *5  |
| Total Maximum Clamp Current              | $\Sigma  I_{CLAMP} $ | _         | 40        | mA    | *5  |
| "L" level maximum output current         | lol                  | _         | 15        | mA    | *4  |
| "L" level average output current         | lolav                | _         | 4         | mA    | *4  |
| "L" level maximum overall output current | ΣΙοι                 | _         | 100       | mA    | *4  |
| "L" level average overall output current | $\Sigma$ lolav       | _         | 50        | mA    | *4  |
| "H" level maximum output current         | Іон                  | _         | -15       | mA    | *4  |
| "H" level average output current         | <b>І</b> онаv        | _         | -4        | mA    | *4  |
| "H" level maximum overall output current | ΣІон                 | _         | -100      | mA    | *4  |
| "H" level average overall output current | ΣΙομαν               | _         | -50       | mA    | *4  |
|  |                      | _         | 240       | mW    | MB90F351(S), MB90F352(S) $+105$ °C < T <sub>A</sub> $\leq$ $+125$ °C, Normal operation : maximum frequency 16 MHz |
| Power consumption                        | P <sub>D</sub>       | _         | 320       | mW    | MB90F351(S), MB90F352(S)<br>-40 °C < T <sub>A</sub> ≤ +105 °C,<br>Normal operation : maximum<br>frequency 24 MHz  |
|  |                      | _         | 320       | mW    | Device other than above   |
| Operating temperature                    | TA                   | -40       | +105      | °C    |   |
| Operating temperature                    | IA                   | -40       | +125      | °C    | *6  |
| Storage temperature                      | Tstg                 | -55       | +150      | °C    |   |

#### (Continued)

- \*1: This parameter is based on Vss = AVss = 0 V
- \*2: Set AVcc and Vcc to the same voltage. Make sure that AVcc does not exceed Vcc and that the voltage at the analog inputs does not exceed AVcc when the power is switched on.
- \*3: V<sub>I</sub> and V<sub>O</sub> should not exceed V<sub>CC</sub> + 0.3 V. V<sub>I</sub> should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I<sub>CLAMP</sub> rating supersedes the V<sub>I</sub> rating.
- \*4: Applicable to pins: P00 to P07, P10 to P17, P20 to P25, P30 to P37, P40 to P45, P50 to P56, P60 to P67
- \*5: Applicable to pins: P00 to P07, P10 to P17, P20 to P25, P30 to P37, P40 to P45, P50 to P56 (for evaluation device : P50 to P55), P60 to P67
  - Use within recommended operating conditions.
  - Use at DC voltage (current)
  - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input
    potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect
    other devices.
  - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
  - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
  - Care must be taken not to leave the +B input pin open.
  - Sample recommended circuits:



\*6 : If used exceeding  $T_A = +105$  °C, be sure to contact Fujitsu for reliability limitations.


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


### 2. Recommended Operating Conditions

(Vss = AVss = 0 V)

| Parameter             | Symbol |                               | Value |                            | Unit  | Remarks   |  |  |  |
|-----------------------|--------|-------------------------------|-------|----------------------------|-------|---|--|--|--|
| i arameter            | Symbol | Min                           | Тур   | Max                        | Oilit | Komarko   |  |  |  |
|                       |        | 4.0                           | 5.0   | 5.5                        | V     | Under normal operation  |  |  |  |
| Power supply voltage  | Vcc,   | 3.5                           | 5.0   | 5.5                        | V     | Under normal operation, when not using the A/D converter and not Flash programming.   |  |  |  |
|                       | AVCC   | 4.5 5.0 5.5 V When External b |       | When External bus is used. |       |   |  |  |  |
|                       |        | 3.0                           | _     | 5.5                        | V     | Maintains RAM data in stop mode   |  |  |  |
| Smooth capacitor      | Cs     | 0.1                           | _     | 1.0                        | μF    | Use a ceramic capacitor or capacitor of better AC characteristics. Bypass capacitor at the Vcc pin should be greater than this capacitor. |  |  |  |
|                       |        | -40                           | _     | +105                       | °C    | MB90F352(S) fcp ≤ 24MHz   |  |  |  |
| Operating temperature | TA     | -40                           | _     | +125                       | °C    | *, MB90F352(S) fcp ≤ 16MHz,<br>Devices with A-suffix  |  |  |  |

<sup>\*:</sup> If used exceeding  $T_A = +105$  °C, be sure to contact Fujitsu for reliability limitations.





WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

#### 3. DC Characteristics

 $\begin{tabular}{ll} $(MB90F352(S)/MB90F351(S): $T_A = -40 $^{\circ}$C to $+105 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(MB90F352(S)/MB90F351(S): $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 16 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V$) \\ $(Device other than above: $T_A =$ 

| Doromotor                             | Sym- | Pin                              | Candition   |           | Value |           | l lmi4 | Domorko   |
|---------------------------------------|------|----------------------------------|---|-----------|-------|-----------|--------|---|
| Parameter                             | bol  | Pin                              | Condition   | Min       | Тур   | Max       | Unit   | Remarks   |
|                                       | Vihs | _                                |   | 0.8 Vcc   |       | Vcc + 0.3 | V      | Pin inputs if CMOS<br>hysteresis input levels<br>are selected (except P12,<br>P15, P44, P45, P50) |
|                                       | Viha | _                                | l   | 0.8 Vcc   | _     | Vcc + 0.3 | ٧      | Pin inputs if<br>AUTOMOTIVE input<br>levels are selected  |
| Input H<br>voltage                    | VIHT | _                                |   | 2.0       | _     | Vcc + 0.3 | ٧      | Pin inputs if TTL input levels are selected   |
| (At Vcc = 5 V ± 10%) V <sub>IHS</sub> | Vihs | _                                |   | 0.7 Vcc   | _     | Vcc + 0.3 | ٧      | P12, P15, P50 inputs if<br>CMOS input levels are<br>selected                                      |
|                                       | Vіні | _                                |   | 0.7 Vcc   | _     | Vcc + 0.3 | ٧      | P44, P45 inputs if CMOS<br>hysteresis input levels<br>are selected                                |
|                                       | VIHR | _                                | _   | 0.8 Vcc   | _     | Vcc + 0.3 | V      | RST input pin (CMOS hysteresis)   |
|                                       | Vінм | _                                |   | Vcc - 0.3 |       | Vcc + 0.3 | V      | MD input pin  |
|                                       | VILS | _                                | _   | Vss - 0.3 | _     | 0.2 Vcc   | V      | Pin inputs if CMOS<br>hysteresis input levels<br>are selected (except P12,<br>P15, P44, P45, P50) |
|                                       | VILA | _                                | _   | Vss - 0.3 | _     | 0.5 Vcc   | V      | Pin inputs if<br>AUTOMOTIVE input<br>levels are selected  |
| Input L<br>voltage                    | VILT | _                                | _   | Vss - 0.3 | _     | 0.8       | V      | Pin inputs if TTL input levels are selected   |
| (At Vcc = 5 V ± 10%)                  | VILS | _                                | _   | Vss - 0.3 |       | 0.3 Vcc   | V      | P12, P15, P50 inputs if<br>CMOS input levels are<br>selected                                      |
|                                       | VILI | _                                | _   | Vss - 0.3 | _     | 0.3 Vcc   | V      | P44, P45 inputs if CMOS<br>hysteresis input levels<br>are selected                                |
|                                       | VILR | _                                | _   | Vss - 0.3 |       | 0.2 Vcc   | V      | RST input pin (CMOS hysteresis)   |
|                                       | VILM | _                                | _   | Vss - 0.3 |       | Vss + 0.3 | V      | MD input pin  |
| Output H<br>voltage                   | Vон  | Normal outputs                   | $V_{CC} = 4.5 \text{ V},$<br>$I_{OH} = -4.0 \text{ mA}$ | Vcc - 0.5 |       | _         | V      |   |
| Output H<br>voltage                   | Vоні | I <sup>2</sup> C current outputs | $V_{CC} = 4.5 \text{ V},$<br>$I_{OH} = -3.0 \text{ mA}$ | Vcc - 0.5 | _     | _         | V      | (Continued)   |

```
 \label{eq:mb90F352(S)/MB90F351(S): TA = -40 °C to +105 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) \\ \mbox{(MB90F352(S)/MB90F351(S): TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 16 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C
```

| Danamatan             | Sym-     |   |  |     | Value |     | 1111111 | Remarks  |  |
|-----------------------|----------|---|--|-----|-------|-----|---------|--|--|
| Parameter             | bol      | Pin   | Condition  | Min | Тур   | Max | Unit    | Remarks  |  |
| Output L<br>voltage   | Vol      | Normal outputs  | Vcc = 4.5 V,<br>lo <sub>L</sub> = 4.0 mA   |     |       | 0.4 | V       |  |  |
| Output L<br>voltage   | Voli     | I <sup>2</sup> C current outputs                                | $V_{CC} = 4.5 \text{ V},$<br>$I_{OL} = 3.0 \text{ mA}$   | _   | _     | 0.4 | V       |  |  |
| Input leak<br>current | lıL      | _   | Vcc = 5.5 V,<br>Vss <v<sub>1<vcc< td=""><td>- 1</td><td>_</td><td>1</td><td>μA</td><td></td></vcc<></v<sub>                                  | - 1 | _     | 1   | μA      |  |  |
| Pull-up<br>resistance | Rup      | P00 to P07,<br>P10 to P17,<br>P20 to P25,<br>P30 to P37,<br>RST | _  | 25  | 50    | 100 | kΩ      |  |  |
| Pull-down resistance  | RDOWN    | MD2   | _  | 25  | 50    | 100 | kΩ      | Except Flash memory devices  |  |
|                       |          |   | Vcc = 5.0 V,<br>Internal frequency : 24 MHz,<br>At normal operation.   | _   | 48    | 60  | mA      |  |  |
|                       | Icc      |   | Vcc = 5.0 V,<br>Internal frequency : 24 MHz,<br>At writing FLASH memory.   |     | 53    | 65  | mA      | Flash memory devices   |  |
|                       |          |   | Vcc = 5.0 V,<br>Internal frequency : 24 MHz,<br>At erasing FLASH memory.   |     | 58    | 70  | mA      | Flash memory devices   |  |
|                       | Iccs     |   | Vcc = 5.0 V,<br>Internal frequency : 24 MHz,<br>At Sleep mode.   |     | 25    | 35  | mA      |  |  |
| Power supply          | Істѕ     | Vcc   | Vcc = 5.0 V,<br>Internal frequency : 2 MHz,  | _   | 0.3   | 0.8 | mA      | Devices<br>without<br>"T"-suffix   |  |
| current               |          |   | At Main Timer mode   |     | 0.4   | 1.0 | mA      | Devices<br>with "T"-suffix   |  |
|                       | ICTSPLL6 |   | Vcc = 5.0 V,<br>Internal frequency : 24 MHz,<br>At PLL Timer mode,<br>external frequency = 4 MHz   | _   | 4     | 7   | mA      |  |  |
|                       | Iccl     |   | Vcc = 5.0 V,<br>Internal frequency: 8 kHz,<br>During stopping clock<br>monitor function,<br>At sub clock operation<br>T <sub>A</sub> = +25°C | _   | 70    | 140 | μА      | MB90F351<br>MB90F352<br>MB90F351A<br>MB90F352A<br>MB90F356A<br>MB90F357A<br>MB90351A<br>MB90352A<br>MB90356A<br>MB90357A |  |

```
 \label{eq:mb90F352(S)/MB90F351(S): TA = -40 °C to +105 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) \\ \mbox{(MB90F352(S)/MB90F351(S): TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 16 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C
```

| Donomoton            | Sym-  |     |   |     | Value |     | l lm:4 | Remarks  |  |
|----------------------|-------|-----|---|-----|-------|-----|--------|--|--|
| Parameter            | bol   | PIN | Condition   | Min | Тур   | Max | Unit   | Remarks  |  |
|                      |       |     | Vcc = 5.0 V,<br>Internal frequency: 8 kHz,<br>During operating clock<br>monitor function,<br>At sub clock operation<br>T <sub>A</sub> = +25°C | _   | 100   | 200 | μA     | MB90F356A<br>MB90F357A<br>MB90356A<br>MB90357A   |  |
|                      |       |     | Vcc = 5.0 V,<br>Internal CR oscillation/<br>4 division,<br>At sub clock operation<br>T <sub>A</sub> = +25°C                                   | _   | 100   | 200 | μA     | MB90F356AS<br>MB90F357AS<br>MB90356AS<br>MB90357AS   |  |
|                      | Iccl  |     | Vcc = 5.0 V,<br>Internal frequency: 8 kHz,<br>During stopping clock<br>monitor function,<br>At sub clock operation<br>T <sub>A</sub> = +25°C  | _   | 120   | 240 | μA     | MB90F351TA<br>MB90F352TA<br>MB90F356TA<br>MB90F357TA<br>MB90351TA<br>MB90352TA<br>MB90356TA<br>MB90357TA                 |  |
| Power supply current |       | Vcc | Vcc = 5.0 V,<br>Internal frequency: 8 kHz,<br>During operating clock<br>monitor function,<br>At sub clock operation<br>T <sub>A</sub> = +25°C | _   | 150   | 300 | μA     | MB90F356TA<br>MB90F357TA<br>MB90356TA<br>MB90357TA   |  |
|                      |       |     | Vcc = 5.0 V,<br>Internal CR oscillation/<br>4 division,<br>At sub clock operation<br>T <sub>A</sub> = +25°C                                   | _   | 150   | 300 | μA     | MB90F356TAS<br>MB90F357TAS<br>MB90356TAS<br>MB90357TAS   |  |
|                      | Iccis |     | Vcc = 5.0 V, Internal frequency: 8 kHz, During stopping clock monitor function, At sub sleep TA = +25°C                                       | _   | 20    | 50  | μΑ     | MB90F351<br>MB90F352<br>MB90F351A<br>MB90F352A<br>MB90F356A<br>MB90F357A<br>MB90351A<br>MB90352A<br>MB90356A<br>MB90357A |  |

```
 \label{eq:mb90F352(S)/MB90F351(S): TA = -40 °C to +105 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) \\ \mbox{(MB90F352(S)/MB90F351(S): TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 16 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vcc = 10\%, fcp \le 24 MHz, Vcc = 10\%, fcp \le 24 MHz, Vcc = 10\%, fcp \le
```

| Donomotor            | Sym-  | Sym-<br>bol Pin Condit |   |     | Value |     | l lm it | Remarks  |  |
|----------------------|-------|------------------------|---|-----|-------|-----|---------|--|--|
| Parameter            | bol   | Pin                    | Condition   | Min | Тур   | Max | Unit    | Remarks  |  |
|                      | Iccls |                        | Vcc = 5.0 V,<br>Internal frequency: 8 kHz,<br>During operating clock<br>monitor function,<br>At sub sleep<br>T <sub>A</sub> = +25°C | _   | 60    | 200 | μА      | MB90F356A<br>MB90F357A<br>MB90356A<br>MB90357A   |  |
|                      |       |                        | Vcc = 5.0 V,<br>Internal CR oscillation/<br>4 division,<br>At sub sleep<br>T <sub>A</sub> = +25°C                                   | _   | 60    | 200 | μА      | MB90F356AS<br>MB90F357AS<br>MB90356AS<br>MB90357AS   |  |
|                      |       |                        | Vcc = 5.0 V,<br>Internal frequency: 8 kHz,<br>During stopping clock<br>monitor function,<br>At sub sleep<br>T <sub>A</sub> = +25°C  | _   | 70    | 150 | μА      | MB90F351TA<br>MB90F352TA<br>MB90F356TA<br>MB90F357TA<br>MB90351TA<br>MB90352TA<br>MB90356TA<br>MB90357TA                 |  |
| Power supply current |       | Vcc                    | Vcc = 5.0 V,<br>Internal frequency: 8 kHz,<br>During operating clock<br>monitor function,<br>At sub sleep<br>T <sub>A</sub> = +25°C | _   | 110   | 300 | μА      | MB90F356TA<br>MB90F357TA<br>MB90356TA<br>MB90357TA   |  |
|                      |       |                        | Vcc = 5.0 V,<br>Internal CR oscillation/<br>4 division,<br>At sub sleep<br>T <sub>A</sub> = +25°C                                   | _   | 110   | 300 | μА      | MB90F356TAS<br>MB90F357TAS<br>MB90356TAS<br>MB90357TAS   |  |
|                      | Ісст  |                        | Vcc = 5.0 V,<br>Internal frequency: 8 kHz,<br>During stopping clock<br>monitor function,<br>At watch mode<br>T <sub>A</sub> = +25°C | _   | 10    | 35  | μА      | MB90F351<br>MB90F352<br>MB90F351A<br>MB90F352A<br>MB90F356A<br>MB90F357A<br>MB90351A<br>MB90356A<br>MB90356A<br>MB90357A |  |

### (Continued)

 $\begin{array}{l} \text{(MB90F352(S)/MB90F351(S): T}_{A} = -40 \text{ }^{\circ}\text{C to } +105 \text{ }^{\circ}\text{C}, \text{ } \text{V}_{CC} = 5.0 \text{ V} \pm 10\%, \text{ } \text{f}_{CP} \leq 24 \text{ MHz}, \text{ } \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(MB90F352(S)/MB90F351(S): T}_{A} = -40 \text{ }^{\circ}\text{C to } +125 \text{ }^{\circ}\text{C}, \text{ } \text{V}_{CC} = 5.0 \text{ V} \pm 10\%, \text{ } \text{f}_{CP} \leq 16 \text{ MHz}, \text{ } \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(Device other than above: T}_{A} = -40 \text{ }^{\circ}\text{C to } +125 \text{ }^{\circ}\text{C}, \text{ } \text{V}_{CC} = 5.0 \text{ V} \pm 10\%, \text{ } \text{f}_{CP} \leq 24 \text{ MHz}, \text{ } \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(Device other than above: T}_{A} = -40 \text{ }^{\circ}\text{C to } +125 \text{ }^{\circ}\text{C}, \text{ } \text{V}_{CC} = 5.0 \text{ V} \pm 10\%, \text{ } \text{f}_{CP} \leq 24 \text{ MHz}, \text{ } \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(Device other than above: T}_{A} = -40 \text{ }^{\circ}\text{C to } +125 \text{ }^{\circ}\text{C}, \text{ } \text{V}_{CC} = 5.0 \text{ V} \pm 10\%, \text{ } \text{f}_{CP} \leq 24 \text{ MHz}, \text{ } \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(Device other than above: T}_{A} = -40 \text{ }^{\circ}\text{C to } +125 \text{ }^{\circ}\text{C}, \text{ } \text{V}_{CC} = 5.0 \text{ V} \pm 10\%, \text{ } \text{f}_{CP} \leq 24 \text{ MHz}, \text{ } \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(Device other than above: T}_{A} = -40 \text{ }^{\circ}\text{C to } +125 \text{ }^{\circ}\text{C}, \text{ } \text{V}_{CC} = 5.0 \text{ V} \pm 10\%, \text{ } \text{f}_{CP} \leq 24 \text{ MHz}, \text{ } \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(Device other than above: T}_{A} = -40 \text{ }^{\circ}\text{C to } +125 \text{ }^{\circ}\text{C}, \text{ } \text{V}_{CC} = 5.0 \text{ V} \pm 10\%, \text{ } \text{C}_{C} = 10\%, \text{ } \text{C}$ 

| Parameter                | Sym-   | Pin  | Condit  | Condition            |     | Value  |     | Unit   | Remarks  |  |
|--------------------------|--|--|---|----------------------|-----|--|-----|--|--|--|
| rarameter                | bol  | FIII   | Condit  | 1011                 | Min | Тур  | Max | Oilit  | Remarks  |  |
|                          |  |  | Vcc = 5.0 V,<br>Internal frequen<br>During operating<br>monitor function<br>At watch mode<br>T <sub>A</sub> = +25°C | g clock              |     | 25   | 150 | μΑ   | MB90F356A<br>MB90F357A<br>MB90356A<br>MB90357A |  |
|                          |  | Vcc = 5.0 V,<br>Internal CR osci<br>4 division,<br>At watch mode<br>T <sub>A</sub> = +25°C | llation/  | _                    | 25  | 150  | μΑ  | MB90F356AS<br>MB90F357AS<br>MB90356AS<br>MB90357AS     |  |  |
| Power supply current Vcc | Vcc = 5.0 V,<br>Internal frequen<br>During stopping<br>monitor function<br>At watch mode<br>T <sub>A</sub> = +25°C |  | 60  | 140                  | μА  | MB90F351TA<br>MB90F352TA<br>MB90F356TA<br>MB90F357TA<br>MB90351TA<br>MB90352TA<br>MB90356TA<br>MB90357TA |     |  |  |  |
|                          |  |  | Vcc = 5.0 V,<br>Internal frequen<br>During operating<br>monitor function<br>At watch mode<br>T <sub>A</sub> = +25°C |                      | 80  | 250  | μΑ  | MB90F356TA<br>MB90F357TA<br>MB90356TA<br>MB90357TA     |  |  |
|                          |  |  | Vcc = 5.0 V,<br>Internal CR osci<br>4 division,<br>At watch mode<br>T <sub>A</sub> = +25°C                          | _                    | 80  | 250  | μΑ  | MB90F356TAS<br>MB90F357TAS<br>MB90356TAS<br>MB90357TAS |  |  |
|                          | Іссн   |  | Vcc = 5.0 V,<br>At Stop mode,   |                      |     | 7  | 25  | μΑ   | Devices<br>without<br>"T"-suffix               |  |
|                          |  |  | $T_A = +25^{\circ}C$  | $T_A = +25^{\circ}C$ |     | 60   | 130 | μΑ   | Devices with "T"-suffix                        |  |
| Input capacity           | Cin  | Other than<br>AVRH, Vcc,   | C, AVcc, AVss,<br>, Vss,  |                      | _   | 5  | 15  | pF   |  |  |

### 4. AC Characteristics


#### (1) Clock Timing


 $\begin{tabular}{ll} $(MB90F352(S)/MB90F351(S): $T_A = -40 $^\circ$C to $+105 $^\circ$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(MB90F352(S)/MB90F351(S): $T_A = -40 $^\circ$C to $+125 $^\circ$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 16 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^\circ$C to $+125 $^\circ$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ \end{tabular}$ 

| Doromotor                      | Cumbal       | Pin      |       | Value  |     | Unit | Remarks   |
|--------------------------------|--------------|----------|-------|--------|-----|------|---|
| Parameter                      | Symbol       | PIN      | Min   | Тур    | Max | Unit | Remarks   |
|                                |              |          | 3     | _      | 16  | MHz  | 1/2 (at PLL stop) When using an oscillation circuit   |
|                                |              |          | 4     | _      | 16  | MHz  | 1 multiplied PLL<br>When using an oscillation circuit |
|                                |              | V0 V4    | 4     | _      | 12  | MHz  | 2 multiplied PLL<br>When using an oscillation circuit |
|                                |              | X0, X1   | 4     | _      | 8   | MHz  | 3 multiplied PLL<br>When using an oscillation circuit |
|                                |              |          | 4     | _      | 6   | MHz  | 4 multiplied PLL<br>When using an oscillation circuit |
|                                | <b>f</b> c   |          |       | _      | 4   | MHz  | 6 multiplied PLL<br>When using an oscillation circuit |
| Clock frequency                | ic           | Х0       | 3     |        | 24  | MHz  | 1/2 (at PLL stop),<br>When using an external clock    |
|                                |              |          | 4     | _      | 24  | MHz  | 1 multiplied PLL<br>When using an external clock      |
|                                |              |          | 4     | _      | 12  | MHz  | 2 multiplied PLL<br>When using an external clock      |
|                                |              |          | 4     | _      | 8   | MHz  | 3 multiplied PLL<br>When using an external clock      |
|                                |              |          | 4     | _      | 6   | MHz  | 4 multiplied PLL<br>When using an external clock      |
|                                |              |          | _     | _      | 4   | MHz  | 6 multiplied PLL<br>When using an external clock      |
|                                | <b>f</b> cL  | X0A, X1A | _     | 32.768 | 100 | kHz  |   |
|                                | <b>t</b> cyL | X0, X1   | 62.5  | _      | 333 | ns   | When using an oscillation circuit                     |
| Clock cycle time               | LOYL         | X0       | 41.67 | _      | 333 | ns   | When using an external clock                          |
|                                | tcyll        | X0A, X1A | 10    | 30.5   |     | μs   |   |
| Input clock pulse width        | Pwh, PwL     | X0       | 10    | _      |     | ns   | Duty ratio is about 30% to 70%.                       |
| Impat clock pulse width        | Pwhl, Pwll   | X0A      | 5     | 15.2   | _   | μs   | Duty failo is about 50 % to 10%.                      |
| Input clock rise and fall time | tcr, tcf     | X0       | _     | _      | 5   | ns   | When using an external clock                          |


```
(MB90F352(S)/MB90F351(S): T_A = -40 °C to +105 °C, V_{CC} = 5.0 V \pm 10%, f_{CP} \le 24 MHz, V_{SS} = AV_{SS} = 0 V) (MB90F352(S)/MB90F351(S): T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10%, f_{CP} \le 24 MHz, V_{SS} = AV_{SS} = 0 V) (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10%, f_{CP} \le 24 MHz, V_{SS} = AV_{SS} = 0 V)
```


| Parameter   | Symbol       | Pin  |       | Value |     | Unit    | Remarks   |
|---|--------------|------|-------|-------|-----|---------|---|
| Farameter   | Syllibol     | FIII | Min   | Тур   | Max | Offic   | Kemarks   |
|   |              |      | 1.5   |       | 24  | MHz     | MB90F352/(S), MB90F351/(S) When using main clock ( $T_A \le +105$ °C)               |
| Internal operating clock frequency (machine clock)  | fср          | _    | 1.5   |       | 16  | IVII IZ | MB90F352/(S), MB90F351/(S) When using main clock $(T_A \leq +125~^{\circ}C)$        |
|   |              |      | 1.5   |       | 24  | MHz     | Device other than above,<br>When using main clock                                   |
|   | <b>f</b> CPL |      | _     | 8.192 | 50  | kHz     | When using sub clock  |
|   |              |      | 41.67 |       | 666 | ns      | MB90F352/(S), MB90F351/(S) When using main clock $(T_A \le +105  ^{\circ}\text{C})$ |
| Internal operating clock cycle time (machine clock) | tcp          | _    | 62.5  | _     | 000 | 113     | MB90F352/(S), MB90F351/(S) When using main clock $(T_A \le +125  ^{\circ}\text{C})$ |
|   |              |      | 41.67 | _     | 666 | ns      | Device other than above,<br>When using main clock                                   |
|   | <b>t</b> CPL |      | 20    | 122.1 | _   | μs      | When using sub clock  |





#### Guaranteed operation range of MB90350 series





- \*1 : Guaranteed 1 multiplied PLL operation range is 4.0 MHz to 20 MHz.
- \*2 : When using crystal oscillator or ceramic oscillator, the maximum clock frequency is 16 MHz.


External clock frequency and internal operation clock frequency

### (2) Reset Standby Input

 $\begin{tabular}{ll} $(MB90F352(S)/MB90F351(S): $T_A = -40 °C$ to $+105 °C$, $V_{CC} = 5.0 V$ $\pm 10\%$, $f_{CP} \le 24 MHz$, $V_{SS} = AV_{SS} = 0 V$) \\ $(MB90F352(S)/MB90F351(S): $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V$ $\pm 10\%$, $f_{CP} \le 16 MHz$, $V_{SS} = AV_{SS} = 0 V$) \\ $(Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V$ $\pm 10\%$, $f_{CP} \le 24 MHz$, $V_{SS} = AV_{SS} = 0 V$) \\ \end{tabular}$ 

| Parameter        | Symbol        | Pin | Value                                       | Unit | Remarks |   |
|------------------|---------------|-----|---|------|---------|---|
| Farameter Syr    | Symbol        |     | Min   | Max  | Onit    | Remarks   |
|                  |               |     | 500   | _    | ns      | Under normal operation  |
| Reset input time | <b>t</b> rstl | RST | Oscillation time of oscillator*<br>+ 100 μs |      | μs      | In Stop mode, Sub Clock<br>mode, Sub Sleep mode<br>and Watch mode |
|                  |               |     | 100   |      | μs      | In Main timer mode and PLL timer mode                             |


\*: Oscillation time of oscillator is the time that the amplitude reaches 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In FAR / ceramic oscillators, the oscillation time is between hundreds of µs to several ms. With an external clock, the oscillation time is 0 ms.



### (3) Power On Reset

(MB90F352(S)/MB90F351(S):  $T_A = -40$  °C to +105 °C,  $V_{CC} = 5.0$  V  $\pm$  10%,  $f_{CP} \le 24$  MHz,  $V_{SS} = AV_{SS} = 0$  V) (MB90F352(S)/MB90F351(S):  $T_A = -40$  °C to +125 °C,  $V_{CC} = 5.0$  V  $\pm$  10%,  $f_{CP} \le 16$  MHz,  $V_{SS} = AV_{SS} = 0$  V) (Device other than above:  $T_A = -40$  °C to +125 °C,  $V_{CC} = 5.0$  V  $\pm$  10%,  $f_{CP} \le 24$  MHz,  $V_{SS} = AV_{SS} = 0$  V)


| Parameter          | Symbol       | Pin  | Condition | Va   | lue | Unit  | Remarks                     |  |  |
|--------------------|--------------|------|-----------|------|-----|-------|-----------------------------|--|--|
| rarameter          | Syllibol     | FIII | Condition | Min  | Max | Oilit | Nemarks                     |  |  |
| Power on rise time | <b>t</b> R   | Vcc  |           | 0.05 | 30  | ms    |                             |  |  |
| Power off time     | <b>t</b> off | Vcc  | _         | 1    |     | ms    | Due to repetitive operation |  |  |



#### (4) Clock Output Timing

 $(T_A = -40 \, ^{\circ}\text{C} \text{ to } +105 \, ^{\circ}\text{C}, \, \text{Vcc} = 5.0 \, \text{V} \pm 10\%, \, \text{Vss} = 0.0 \, \text{V}, \, \text{fcp} \le 24 \, \text{MHz})$ 

| Parameter                         | Symbol   | Pin | Condition | Value |     | Unit  | Remarks      |
|-----------------------------------|----------|-----|-----------|-------|-----|-------|--------------|
| rarameter                         | Cyllibol |     |           | Min   | Max | Oilit | Kemarks      |
| Cycle time                        | tcyc     | CLK | _         | 62.5  |     | ns    | fcp = 16 MHz |
| Cycle time                        | icrc     |     |           | 41.76 | _   | ns    | fcp = 24 MHz |
| $CLK \uparrow \to CLK \downarrow$ | tchcL    | CLK | _         | 20    | _   | ns    | fcp = 16 MHz |
| CLK   → CLK ↓                     |          |     |           | 13    | _   | ns    | fcp = 24 MHz |




### (5) Bus Timing (Read)

 $(T_A = -40^{\circ}C \text{ to } +105^{\circ}C, \text{ Vcc} = 5.0 \text{ V} \pm 10 \%, \text{ Vss} = 0.0 \text{ V}, \text{ fcp} \le 24 \text{ MHz})$ 

| Parameter  | Sym-          | Pin                                 | Condi- | Va                | lue               | Unit | Remarks |
|--|---------------|-------------------------------------|--------|-------------------|-------------------|------|---------|
| Parameter  | bol           | FIII                                | tion   | Min               | Max               | Onit | Remarks |
| ALE pulse width  | <b>t</b> lhll | ALE                                 |        | tcp/2 - 10        |                   | ns   |         |
| Valid address ⇒ ALE ↓ time                                 | <b>t</b> avll | ALE, A21 to<br>A16, AD15<br>to AD00 |        | tcp/2 - 20        | _                 | ns   |         |
| ALE ↓ ⇒ Address valid time                                 | tLLAX         | ALE, AD15<br>to AD00                |        | tcp/2 - 15        | _                 | ns   |         |
| Valid address $\Rightarrow$ $\overline{RD}$ ↓ time         | <b>t</b> avrl | A21 toA16,<br>AD15 to<br>AD00, RD   |        | tcp - 15          | _                 | ns   |         |
| Valid address ⇒ Valid data input                           | <b>t</b> avdv | A21 to A16,<br>AD15 to<br>AD00      |        | _                 | 5 tcp/2 - 60      | ns   |         |
| RD pulse width   | <b>t</b> rlrh | RD                                  |        | (n*+3/2) tcp - 20 |                   | ns   |         |
| $\overline{RD}\downarrow\RightarrowValiddatainput$         | <b>t</b> RLDV | RD, AD15 to<br>AD00                 |        | _                 | (n*+3/2) tcp - 50 | ns   |         |
| RD ↑ ⇒ Data hold time                                      | <b>t</b> RHDX | RD, AD15 to<br>AD00                 |        | 0                 | _                 | ns   |         |
| $\overline{RD}\!\uparrow\RightarrowALE\!\uparrowtime$      | <b>t</b> RHLH | RD, ALE                             |        | tcp/2 - 15        |                   | ns   |         |
| RD ↑ ⇒ Address valid time                                  | <b>t</b> RHAX | RD, A21 to<br>A16                   |        | tcp/2 - 10        | _                 | ns   |         |
| Valid address ⇒ CLK ↑ time                                 | tavch         | A21 to A16,<br>AD15 to<br>AD00, CLK |        | tcp/2 - 16        | _                 | ns   |         |
| RD ↓ ⇒ CLK ↑ time  | <b>t</b> RLCH | RD, CLK                             |        | tcp/2 - 15        | _                 | ns   |         |
| $ALE \downarrow \Rightarrow \overline{RD} \downarrow time$ | <b>t</b> llrl | ALE, RD                             |        | tcp/2 - 15        | _                 | ns   |         |

<sup>\*:</sup> n: number of ready cycles




### (6) Bus Timing (Write)

 $(T_A = -40^{\circ}C \text{ to } +105^{\circ}C, \text{ Vcc} = 5.0 \text{ V} \pm 10 \%, \text{ Vss} = 0.0 \text{ V}, \text{ fcp} \le 24 \text{ MHz})$ 

| Parameter   | Symbol        | Pin                                | Condition | Value            | 9   | Unit  | Remarks     |
|---|---------------|------------------------------------|-----------|------------------|-----|-------|-------------|
| i didilietei  | Symbol        | 1 111                              | Condition | Min              | Max | Oilit | iveillai ks |
| Valid address $\Rightarrow$ WR ↓ time   | tavwl         | A21 to A16,<br>AD15 to AD00,<br>WR |           | tcp-15           | _   | ns    |             |
| WR pulse width  | twlwh         | WR                                 |           | (n*+3/2)tcp - 20 | _   | ns    |             |
| Valid data output $\Rightarrow$ $\overline{\text{WR}}$ $\uparrow$ time                      | <b>t</b> dvwh | AD15 to AD00,<br>WR                |           | (n*+3/2)tcp - 20 | _   | ns    |             |
| $\overline{\mathrm{WR}} \uparrow \Rightarrow \mathrm{Data} \ \mathrm{hold} \ \mathrm{time}$ | <b>t</b> whdx | AD15 to AD00,<br>WR                |           | 15               | _   | ns    |             |
| $\overline{ m WR}\!\!\uparrow\Rightarrow{ m Address}{ m valid}{ m time}$                    | twhax         | A21 to A16,<br>WR                  |           | tcp/2 - 10       | _   | ns    |             |
| $\overline{WR}\!\uparrow \Rightarrow ALE\!\uparrow time$                                    | twhlh         | WR, ALE                            |           | tcp/2 - 15       | _   | ns    |             |
| $\overline{WR} \downarrow \Rightarrow CLK \uparrow time$                                    | twlch         | WR, CLK                            |           | tcp/2 - 15       | _   | ns    |             |

<sup>\*:</sup> n: Number of ready cycles




### (7) Ready Input Timing

 $(T_A = -40^{\circ}C \text{ to } +105^{\circ}C, \text{ Vcc} = 5.0 \text{ V} \pm 10 \%, \text{ Vss} = 0.0 \text{ V}, \text{ fcp} \le 24 \text{ MHz})$ 

| Parameter       | Sym-          | · PIII | Condition | Va  | lue | Units | Remarks      |  |
|-----------------|---------------|--------|-----------|-----|-----|-------|--------------|--|
| raiailletei     | bol           |        |           | Min | Max | Units |              |  |
| RDY set-up time | <b>t</b> ryhs | RDY    |           | 45  | _   | ns    | fcp = 16 MHz |  |
|                 | tkyn5         | KDI    | _         | 32  | _   | ns    | fcp = 24 MHz |  |
| RDY hold time   | <b>t</b> RYHH | RDY    |           | 0   | _   | ns    |              |  |

Note: If the RDY set-up time is insufficient, use the auto-ready function.




### (8) Hold Timing

(Ta =  $-40^{\circ}$ C to  $+105^{\circ}$ C, Vcc = 5.0 V  $\pm$  10 %, Vss = 0.0 V, fcp  $\leq$  24 MHz)

| Parameter   | Symbol        | Pin | Condition - | Val         | lue         | Units | Remarks |
|---|---------------|-----|-------------|-------------|-------------|-------|---------|
| Farameter   | Symbol        |     |             | Min         | Max         | Units | Kemarks |
| $\begin{array}{c} \text{Pin floating } \Rightarrow \overline{\text{HAK}} \downarrow \\ \text{time} \end{array}$ | txhal         | HAK |             | 30          | <b>t</b> cp | ns    |         |
| HAK ↑ time ⇒ Pin valid time   | <b>t</b> hahv | HAK |             | <b>t</b> CP | 2 tcp       | ns    |         |

Note : There is more than 1 machine cycle from when HRQ pin reads in until the  $\overline{\text{HAK}}$  is changed.



#### (9) UART 2/3


 $\begin{tabular}{ll} $(MB90F352(S)/MB90F351(S): $T_A = -40 $^\circ$C to $+105 $^\circ$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 V$) \\ $(MB90F352(S)/MB90F351(S): $T_A = -40 $^\circ$C to $+125 $^\circ$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 16 $MHz$, $V_{SS} = AV_{SS} = 0 V$) \\ $(Device other than above: $T_A = -40 $^\circ$C to $+125 $^\circ$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 V$) \\ \end{tabular}$ 


| Parameter                                       | Symbol        | Pin                       | Condition                                | Value  |     | Unit  | Remarks |
|---|---------------|---------------------------|--|--------|-----|-------|---------|
| raiailletei                                     | Symbol        | FIII                      | Condition                                | Min    | Max | Oilit | Kemarks |
| Serial clock cycle time                         | tscyc         | SCK2, SCK3                |  | 8 tcp* | _   | ns    |         |
| $SCK \downarrow \; 	o \; SOT \; delay \; time$  | <b>t</b> sLOV | SCK2, SCK3,<br>SOT2, SOT3 | Internal shift clock<br>mode output pins | -80    | +80 | ns    |         |
| Valid SIN → SCK ↑                               | <b>t</b> ıvsh | SCK2, SCK3,<br>SIN2, SIN3 | are<br>C <sub>L</sub> = 80 pF + 1 TTL    | 100    |     | ns    |         |
| $SCK \uparrow \rightarrow Valid SIN hold time$  | <b>t</b> sнıx | SCK2, SCK3,<br>SIN2, SIN3 |  | 60     | _   | ns    |         |
| Serial clock "H" pulse width                    | <b>t</b> shsl | SCK2, SCK3                |  | 4 tcp  | _   | ns    |         |
| Serial clock "L" pulse width                    | <b>t</b> slsh | SCK2, SCK3                |  | 4 tcp  | _   | ns    |         |
| $SCK \downarrow \; 	o \; SOT \; delay \; time$  | <b>t</b> sLOV | SCK2, SCK3,<br>SOT2, SOT3 | External shift clock mode output pins    | _      | 150 | ns    |         |
| Valid SIN → SCK ↑                               | <b>t</b> ıvsh | SCK2, SCK3,<br>SIN2, SIN3 | are<br>C <sub>L</sub> = 80 pF + 1 TTL    | 60     |     | ns    |         |
| $SCK  \! \uparrow  \to  Valid  SIN  hold  time$ | <b>t</b> sнıx | SCK2, SCK3,<br>SIN2, SIN3 |  | 60     |     | ns    |         |

<sup>\*:</sup> Refer to "(1) Clock timing" rating for top (internal operating clock cycle time).

Notes: • AC characteristic in CLK synchronized mode.

• C<sub>L</sub> is load capacity value of pins when testing.






### (10) Trigger Input Timing

 $\label{eq:mb90F352(S)/MB90F351(S): $T_A = -40 °C$ to $+105 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (MB90F352(S)/MB90F351(S): $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 16$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V$ $10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $-125 °C$, $V_{CC} = 5.0 V$ $10\%$, $T_{CC} = 10\%$, $T_{CC} =$ 


| Parameter         | Symbol         | Pin  | Condition | Va    | lue | Unit | Remarks     |
|-------------------|----------------|--|-----------|-------|-----|------|-------------|
| rarameter         | Syllibol       |  |           | Min   | Max |      | iveillai ks |
| Input pulse width | ttrgh<br>ttrgl | INT8 to INT15,<br>INT9R to INT11R,<br>ADTG | _         | 5 tcp | _   | ns   |             |



### (11) Timer Related Resource Input Timing

(MB90F352(S)/MB90F351(S):  $T_A = -40$  °C to +105 °C,  $V_{CC} = 5.0$  V  $\pm$  10%,  $f_{CP} \le 24$  MHz,  $V_{SS} = AV_{SS} = 0$  V) (MB90F352(S)/MB90F351(S):  $T_A = -40$  °C to +125 °C,  $V_{CC} = 5.0$  V  $\pm$  10%,  $f_{CP} \le 16$  MHz,  $V_{SS} = AV_{SS} = 0$  V) (Device other than above:  $T_A = -40$  °C to +125 °C,  $V_{CC} = 5.0$  V  $\pm$  10%,  $f_{CP} \le 24$  MHz,  $V_{SS} = AV_{SS} = 0$  V)


| Parameter         | Symbol   | Pin                                    | Condition | Val   | lue | Unit  | Remarks |
|-------------------|----------|--|-----------|-------|-----|-------|---------|
| raiailletei       | Syllibol |  |           | Min   | Max | Oilit | Remarks |
| Input pulse width | ttiwh    | TIN1, TIN3,<br>IN0, IN1,<br>IN4 to IN7 | _         | 4 tcp | _   | ns    |         |



#### (12) Timer Related Resource Output Timing

 $(MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 16 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V)$ 

| Parameter                | Symbol      | Pin  | Condition | Value |     | Unit | Remarks |
|--------------------------|-------------|--|-----------|-------|-----|------|---------|
| Farameter                | Syllibol    | FIII                                       | Condition | Min   | Max | Onne | Remarks |
| CLK ↑ ⇒ Тоυт change time | <b>t</b> TO | TOT1, TOT3,<br>PPG4, PPG6,<br>PPG8 to PPGF | _         | 30    | _   | ns   |         |




#### (13) I2C Timing

 $\label{eq:mb90F352(S)/MB90F351(S): $T_A = -40 °C$ to $+105 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (MB90F352(S)/MB90F351(S): $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 16$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V$ (Device other than above) $T_{CC} = AV_{CC} = 400 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 400 °C$ to $+125 °C$, $V_{CC} = 400$ 


| Parameter  | Symbol         | Condition                   | Standar | d-mode | Fast-mode*4 |       | Unit  |
|--|----------------|-----------------------------|---------|--------|-------------|-------|-------|
| Parameter  | Syllibol       | Condition                   | Min     | Max    | Min         | Max   | Ollit |
| SCL clock frequency  | fscL           |                             | 0       | 100    | 0           | 400   | kHz   |
| Hold time for (repeated) START condition SDA $\downarrow \rightarrow$ SCL $\downarrow$ | <b>t</b> HDSTA |                             | 4.0     |        | 0.6         | _     | μs    |
| "L" width of the SCL clock   | <b>t</b> LOW   |                             | 4.7     |        | 1.3         | _     | μs    |
| "H" width of the SCL clock   | <b>t</b> HIGH  | $R = 1.7 \text{ k}\Omega$ , | 4.0     | _      | 0.6         | _     | μs    |
| Set-up time for a repeated START condition SCL $\uparrow \rightarrow$ SDA $\downarrow$ | <b>t</b> susta |                             | 4.7     |        | 0.6         | _     | μs    |
| Data hold time<br>SCL↓→SDA↓↑   | <b>t</b> hddat | $C = 50 \text{ pF}^{*1}$    | 0       | 3.45*2 | 0           | 0.9*3 | μs    |
| Data set-up time<br>SDA↓↑→SCL↑   | <b>t</b> sudat |                             | 250*5   |        | 100*5       |       | ns    |
| Set-up time for STOP condition SCL↑→SDA↑   | tsusто         |                             | 4.0     | _      | 0.6         |       | μs    |
| Bus free time between STOP condition and START condition                               | <b>t</b> BUS   |                             | 4.7     |        | 1.3         |       | μs    |

- \*1: R,C: Pull-up resistor and load capacitor of the SCL and SDA lines.
- \*2: The maximum thddat has only to be met if the device does not stretch the "L" width (tLow) of the SCL signal.
- \*3 : A Fast-mode I<sup>2</sup>C -bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement tsudat ≥ 250 ns must then be met.
- \*4: For use at over 100 kHz, set the machine clock to at least 6 MHz.
- \*5: Refer to ". Note of SDA, SCL set-up time".



Note: The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.



#### 5. A/D Converter

 $(MB90F352(S)/MB90F351(S): T_A = -40 \, ^{\circ}C \, to \, +105 \, ^{\circ}C, \, 3.0 \, V \leq AVRH, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (MB90F352(S)/MB90F351(S): T_A = -40 \, ^{\circ}C \, to \, +125 \, ^{\circ}C, \, 3.0 \, V \leq AVRH, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 16 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to \, +125 \, ^{\circ}C, \, 3.0 \, V \leq AVRH, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to \, +125 \, ^{\circ}C, \, 3.0 \, V \leq AVRH, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to \, +125 \, ^{\circ}C, \, 3.0 \, V \leq AVRH, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to \, +125 \, ^{\circ}C, \, 3.0 \, V \leq AVRH, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to \, +125 \, ^{\circ}C, \, 3.0 \, V \leq AVRH, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to \, +125 \, ^{\circ}C, \, 3.0 \, V \leq AVRH, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = AV_{CC$ 


| Parameter                       | Symbol           | Pin         | Value      |            |            | Unit | Remarks              |  |
|---------------------------------|------------------|-------------|------------|------------|------------|------|----------------------|--|
| Parameter                       | Symbol           | PIN         | Min        | Тур        | Max        | Unit | Remarks              |  |
| Resolution                      | _                | _           | _          | _          | 10         | bit  |                      |  |
| Total error                     | _                | _           | _          | _          | ±3.0       | LSB  |                      |  |
| Nonlinearity error              | _                | _           | _          | _          | ±2.5       | LSB  |                      |  |
| Differential nonlinearity error |                  | _           | _          | _          | ±1.9       | LSB  |                      |  |
| Zero reading voltage            | Vот              | AN0 to AN14 | AVss - 1.5 | AVss + 0.5 | AVss + 2.5 | LSB  |                      |  |
| Full scale reading voltage      | V <sub>FST</sub> | AN0 to AN14 | AVRH – 3.5 | AVRH – 1.5 | AVRH + 0.5 | LSB  |                      |  |
| Compare time                    |                  |             | 1.0        |            | 16,500     |      | 4.5 V ≤ AVcc ≤ 5.5 V |  |
| Compare ume                     |                  |             | 2.0        |            | 10,500     | μs   | 4.0 V ≤ AVcc < 4.5 V |  |
| Carralia a tima                 |                  |             | 0.5        |            | 8          | μs   | 4.5 V ≤ AVcc ≤ 5.5 V |  |
| Sampling time                   | _                | _           | 1.2        | _          | ω          |      | 4.0 V ≤ AVcc < 4.5 V |  |
| Analog port input current       | lain             | AN0 to AN14 | -0.3       | _          | +0.3       | μА   |                      |  |
| Analog input voltage range      | Vain             | AN0 to AN14 | AVss       | _          | AVRH       | V    |                      |  |
| Reference voltage range         |                  | AVRH        | AVss + 2.7 | _          | AVcc       | V    |                      |  |
| Power supply                    | lΑ               | AVcc        | _          | 3.5        | 7.5        | mA   |                      |  |
| current                         | Іан              | AVcc        | _          | _          | 5          | μΑ   | *                    |  |
| Reference voltage supply        | lR               | AVRH        | _          | 600        | 900        | μΑ   |                      |  |
| current                         | lпн              | AVRH        | _          | _          | 5          | μΑ   | *                    |  |
| Offset between input channels   | _                | AN0 to AN14 | —          | _          | 4          | LSB  |                      |  |

<sup>\*:</sup> If A/D converter is not operating, a current when CPU is stopped is applicable (Vcc = AVcc = AVRH = 5.0 V).

#### **Notes on A/D Converter Section**

#### . About the external impedance of the analog input and its sampling time


A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also if the sampling time cannot be sufficient, connect a capacitor of about 0.1 µF to the analog input pin.




#### · Flash memory device

· Relation between External impedance and minimum sampling time

(MB90F352(S), MB90F351A(S), MB90F352A(S), MB90F351TA(S), MB90F352TA(S), MB90F356A(S), MB90F357A(S), MB90F356TA(S), MB90F357TA(S))







#### • MASK ROM device

 $\cdot$  Relation between External impedance and minimum sampling time

(MB90V340A-101/102/103/104, MB90351A(S), MB90352A(S), MB90351TA(S), MB90352TA(S), MB90356A(S), MB90357A(S), MB90356TA(S), MB90357TA(S))





#### About the error

Values of relative errors grow larger, as |AVRH - AVss| becomes smaller.

#### 6. Definition of A/D Converter Terms

Resolution : Analog variation that is recognized by an A/D converter.


Non linearity : Deviation between a line across zero-transition line ( "00 0000 0000"  $\leftarrow \rightarrow$  "00 0000 0001") error and full-scale transition line ( "11 1111 1110"  $\leftarrow \rightarrow$  "11 1111 1111") and actual conversion

characteristics.

Differential : Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal linearity error value.

Total error : Difference between an actual value and a theoretical value. A total error includes zero tran-

sition error, full-scale transition error, and linear error.



Total error of digital output "N" = 
$$\frac{V_{NT} - \{1 \text{ LSB} \times (N-1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}}$$
 [LSB]

1 LSB = (Ideal value) 
$$\frac{AVRH - AV_{SS}}{1024}$$
 [V]


N: A/D converter digital output value

Vot (Ideal value) = AVss + 0.5 LSB [V]

V<sub>FST</sub> (Ideal value) = AVRH - 1.5 LSB [V]

 $V_{NT}$ : A voltage at which digital output transits from (N-1) to N.





#### 7. Flash Memory Program/Erase Characteristics

Flash Memory

| Parameter                            | Conditions                                  | Value  |     |       | Unit  | Remarks  |
|--------------------------------------|---|--------|-----|-------|-------|--|
| raiailletei                          | Conditions                                  | Min    | Тур | Max   | Oill  | Remarks  |
| Sector erase time                    |   | _      | 1   | 15    | s     | Excludes programming prior to erasure            |
| Chip erase time                      | $T_A = +25  ^{\circ}C$<br>$V_{CC} = 5.0  V$ | _      | 9   | _     | s     | Excludes programming prior to erasure            |
| Word (16-bit width) programming time |   | _      | 16  | 3,600 | μs    | Except for the overhead time of the system level |
| Program/Erase cycle                  |   | 10,000 | _   | _     | cycle |  |
| Flash Memory Data<br>Retention Time  | Average<br>T <sub>A</sub> = +85 °C          | 20     | _   | _     | year  | *  |

<sup>\*:</sup> This value comes from the technology qualification.

(Using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C)

**Dual Operation Flash Memory** 

| Parameter                               | Conditions   | Value  |     |       | Unit  | Remarks  |
|---|--|--------|-----|-------|-------|--|
| Parameter                               | Conditions   | Min    | Тур | Max   | Offic | Remarks  |
| Sector erase time<br>(4 Kbytes sector)  |  | _      | 0.2 | 0.5   | s     | Excludes programming prior to erasure            |
| Sector erase time<br>(16 Kbytes sector) | T <sub>A</sub> = +25 °C<br>V <sub>CC</sub> = 5.0 V | _      | 0.5 | 7.5   | S     | Excludes programming prior to erasure            |
| Chip erase time                         |  | _      | 4.6 | _     | S     | Excludes programming prior to erasure            |
| Word (16-bit width) programming time    |  | _      | 64  | 3,600 | μs    | Except for the overhead time of the system level |
| Program/Erase cycle                     | _  | 10,000 | _   |       | cycle |  |
| Flash Memory Data<br>Retention Time     | Average<br>T <sub>A</sub> = +85 °C                 | 20     |     | _     | year  | *  |

<sup>\*:</sup> This value comes from the technology qualification.

(Using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C)


### **■** ORDERING INFORMATION


| Part number    | Package                               | Remarks   |  |  |  |
|----------------|---------------------------------------|---|--|--|--|
| MB90F351PFM    |                                       | Flash memory products (64 Kbytes)                       |  |  |  |
| MB90F351SPFM   | 64-pin plastic LQFP FPT-64P-M09       |   |  |  |  |
| MB90F352PFM    | 12mm ☐, 0.65mm pitch                  | Flash memory products (128 Kbytes)                      |  |  |  |
| MB90F352SPFM   |                                       |   |  |  |  |
| MB90F351APMC   |                                       |   |  |  |  |
| MB90F351ASPMC  |                                       | Dual operation  |  |  |  |
| MB90F351TAPMC  |                                       |   |  |  |  |
| MB90F351TASPMC | 64-pin plastic LQFP FPT-64P-M23       |   |  |  |  |
| MB90F356APMC   | 12mm □, 0.65mm pitch                  | Flash memory products (64 Kbytes)                       |  |  |  |
| MB90F356ASPMC  |                                       | , , ,   |  |  |  |
| MB90F356TAPMC  |                                       |   |  |  |  |
| MB90F356TASPMC |                                       |   |  |  |  |
| MB90F352APMC   |                                       | Dual operation<br>Flash memory products<br>(128 Kbytes) |  |  |  |
| MB90F352ASPMC  |                                       |   |  |  |  |
| MB90F352TAPMC  |                                       |   |  |  |  |
| MB90F352TASPMC | 64-pin plastic LQFP FPT-64P-M23       |   |  |  |  |
| MB90F357APMC   | 12mm ☐, 0.65mm pitch                  |   |  |  |  |
| MB90F357ASPMC  | - 12mm                                | , , , , , , ,   |  |  |  |
| MB90F357TAPMC  |                                       |   |  |  |  |
| MB90F357TASPMC |                                       |   |  |  |  |
| MB90351APMC    |                                       | MASK ROM products                                       |  |  |  |
| MB90351ASPMC   |                                       |   |  |  |  |
| MB90351TAPMC   | 64-pin plastic LQFP<br>FPT-64P-M23    |   |  |  |  |
| MB90351TASPMC  |                                       |   |  |  |  |
| MB90356APMC    | 12mm □, 0.65mm pitch                  | (64 Kbytes)   |  |  |  |
| MB90356ASPMC   |                                       |   |  |  |  |
| MB90356TAPMC   |                                       |   |  |  |  |
| MB90356TASPMC  |                                       |   |  |  |  |
| MB90352APMC    |                                       |   |  |  |  |
| MB90352ASPMC   |                                       |   |  |  |  |
| MB90352TAPMC   |                                       |   |  |  |  |
| MB90352TASPMC  | 64-pin plastic LQFP<br>FPT-64P-M23    | MASK ROM products                                       |  |  |  |
| MB90357APMC    | — FP1-64P-M23<br>12mm □, 0.65mm pitch | (128 Kbytes)  |  |  |  |
| MB90357ASPMC   |                                       |   |  |  |  |
| MB90357TAPMC   |                                       |   |  |  |  |
| MB90357TASPMC  |                                       |   |  |  |  |


| Part number     | Package  | Remarks                                |  |  |  |
|-----------------|--|--|--|--|--|
| MB90F351APMC1   |  |  |  |  |  |
| MB90F351ASPMC1  |  |  |  |  |  |
| MB90F351TAPMC1  |  |  |  |  |  |
| MB90F351TASPMC1 | 64-pin plastic LQFP FPT-64P-M24                              | Dual operation                         |  |  |  |
| MB90F356APMC1   | 10 mm □, 0.50 mm pitch                                       | Flash memory products* (64 Kbytes)     |  |  |  |
| MB90F356ASPMC1  |  |  |  |  |  |
| MB90F356TAPMC1  |  |  |  |  |  |
| MB90F356TASPMC1 |  |  |  |  |  |
| MB90F352APMC1   |  |  |  |  |  |
| MB90F352ASPMC1  |  |  |  |  |  |
| MB90F352TAPMC1  |  |  |  |  |  |
| MB90F352TASPMC1 | 64-pin plastic LQFP FPT-64P-M24                              | Dual operation                         |  |  |  |
| MB90F357APMC1   | 10 mm □, 0.50 mm pitch                                       | Flash memory products*<br>(128 Kbytes) |  |  |  |
| MB90F357ASPMC1  |  |  |  |  |  |
| MB90F357TAPMC1  |  |  |  |  |  |
| MB90F357TASPMC1 |  |  |  |  |  |
| MB90351APMC1    |  |  |  |  |  |
| MB90351ASPMC1   |  |  |  |  |  |
| MB90351TAPMC1   |  |  |  |  |  |
| MB90351TASPMC1  | 64-pin plastic LQFP<br>FPT-64P-M24<br>10 mm ☐, 0.50 mm pitch | MASK ROM products*<br>(64 Kbytes)      |  |  |  |
| MB90356APMC1    |  |  |  |  |  |
| MB90356ASPMC1   |  |  |  |  |  |
| MB90356TAPMC1   |  |  |  |  |  |
| MB90356TASPMC1  |  |  |  |  |  |
| MB90352APMC1    |  |  |  |  |  |
| MB90352ASPMC1   |  |  |  |  |  |
| MB90352TAPMC1   |  |  |  |  |  |
| MB90352TASPMC1  | 64-pin plastic LQFP<br>FPT-64P-M24                           | MASK ROM products*                     |  |  |  |
| MB90357APMC1    | 10 mm □, 0.50 mm pitch                                       | (128 Kbytes)                           |  |  |  |
| MB90357ASPMC1   |  |  |  |  |  |
| MB90357TAPMC1   |  |  |  |  |  |
| MB90357TASPMC1  |  |  |  |  |  |
| MB90V340A-101   |  |  |  |  |  |
| MB90V340A-102   | 299-pin ceramic PGA  | Davides for evel office                |  |  |  |
| MB90V340A-103   | PGA-299C-A01   | Device for evaluation                  |  |  |  |
| MB90V340A-104   |  |  |  |  |  |

<sup>\*:</sup> These devices are under development.

#### **■ PACKAGE DIMENSIONS**







The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

### **FUJITSU LIMITED**

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.