# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<a href="http://www.renesas.com">http://www.renesas.com</a>)

Send any inquiries to http://www.renesas.com/inquiry.



### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# R8C/14 Group, R8C/15 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

REJ03B0102-0200 Rev.2.00 Jan 30, 2006

### 1. Overview

This MCU is built using the high-performance silicon gate CMOS process using a R8C/Tiny Series CPU core and is packaged in a 20-pin plastic molded LSSOP. This MCU operates using sophisticated instructions featuring a high level of instruction efficiency. With 1 Mbyte of address space, it is capable of executing instructions at high speed.

Furthermore, the data flash ROM (1KB x 2blocks) is embedded in the R8C/15 group.

The difference between R8C/14 and R8C/15 groups is only the existence of the data flash ROM. Their peripheral functions are the same.

## 1.1 Applications

Electric household appliance, office equipment, housing equipment (sensor, security), general industrial equipment, audio, etc.



## 1.2 Performance Overview

Table 1.1 lists the Performance Outline of the R8C/14 Group and Table 1.2 lists the Performance Outline of the R8C/15 Group.

Table 1.1 Performance Outline of the R8C/14 Group

	Item	Performance		
CPU	Number of Basic Instructions			
	Minimum Instruction	50ns(f(XIN)=20MHz, VCC=3.0 to 5.5V)		
	Execution Time	100ns(f(XIN)=10MHz, VCC=2.7 to 5.5V)		
	Operating Mode	Single-chip		
	Memory Space	1 Mbyte		
	Memory Capacity	See Table 1.3 R8C/14 Group Product Information		
Peripheral	Port	I/O port: 13 pins (including LED drive port),		
Function		Input: 2 pins		
	LED Drive Port	I/O port: 4 pins		
	Timer	Timer X: 8 bits x 1 channel, Timer Z: 8 bits x 1 channel		
		(Each timer equipped with 8-bit prescaler)		
		Timer C: 16 bits x 1 channel		
		(Circuits of input capture and output compare)		
	Serial Interface	1 channel		
		Clock synchronous serial I/O, UART		
	Chip-Select Clock	1 channel		
	Synchronous Serial I/O			
	(SSU)			
	A/D Converter	10-bit A/D converter: 1 circuit, 4 channels		
	Watchdog Timer	15 bits ×1 channel (with prescaler)		
		Reset start selectable, Count source protection mode		
	Interrupt	Internal: 9 factors, External: 4 factors, Software: 4 factors,		
		Priority level: 7 levels		
	Clock Generation Circuit	2 circuits		
		Main clock oscillation circuit (Equipped with a built-in		
		feedback resistor)		
		On-chip oscillator (high speed, low speed)		
		Equipped with frequency adjustment function on high-		
		speed on-chip oscillator		
	Oscillation Stop Detection	Main clock oscillation stop detection function		
	Function			
	Voltage Detection Circuit	Included		
	Power-On Reset Circuit	Included		
Electric	Supply Voltage	VCC=3.0 to 5.5V (f(XIN)=20MHz)		
Characteristics		VCC=2.7 to 5.5V (f(XIN)=10MHz)		
	Power Consumption	Typ. 9mA (VCC=5.0V, f(XIN)=20MHz)		
		Typ. 5mA (VCC=3.0V, f(XIN)=10MHz)		
		Typ. 35μA (VCC=3.0V, wait mode, peripheral clock off)		
		Typ. 0.7μA (VCC=3.0V, stop mode)		
Flash Memory	Program/Erase Supply	VCC=2.7 to 5.5V		
	Voltage			
	Program/Erase Endurance	100 times		
Operating Amb	ient Temperature	-20 to 85°C		
		-40 to 85°C (D Version)		
Package		20-pin plastic mold LSSOP		

Table 1.2 Performance Outline of the R8C/15 Group

Table 1.2 P	Item	Performance
CPU		89 instructions
CPU	Minimum Instruction	50ns (f(XIN)=20MHz, VCC=3.0 to 5.5V)
		, , , , , , , , , , , , , , , , , , , ,
	Execution Time	100ns (f(XIN)=10MHz, VCC=2.7 to 5.5V)
	Operating Mode	Single-chip
	Memory Space	1 Mbyte
	Memory Capacity	See Table 1.4 R8C/15 Group Product Information
Peripheral	Port	I/O : 13 pins (including LED drive port),
Function		Input: 2 pins
	LED drive port	I/O port: 4 pins
	Timer	Timer X: 8 bits x 1 channel, Timer Z: 8 bits x 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer C: 16 bits x 1 channel
		(Circuits of input capture and output compare)
	Serial Interface	1 channel
		Clock synchronous serial I/O, UART
	Chip-select clock	1 channel
	synchronous serial I/O (SSU)	
	A/D Converter	10-bit A/D converter: 1 circuit, 4 channels
	Watchdog Timer	15 bits × 1 channel (with prescaler)
		Reset start selectable, Count source protection mode
	Interrupt	Internal: 9 factors, External: 4 factors, Software: 4 factors
	Interrupt	Priority level: 7 levels
	Clock Generation Circuit	2 circuits
	Clock Generation Circuit	Main clock generation circuit (Equipped with a built-in
		, , , , ,
		feedback resistor)
		On-chip oscillator (high speed, low speed)
		Equipped with frequency adjustment function on high-
		speed on-chip oscillator
	Oscillation Stop Detection	Main clock oscillation stop detection function
	Function	
	Voltage Detection Circuit	Included
	Power on Reset Circuit	Included
Electric	Supply Voltage	VCC=3.0 to 5.5V (f(XIN)=20MHz)
Characteristics		VCC=2.7 to 5.5V (f(XIN)=10MHz)
	Power Consumption	Typ. 9mA (VCC=5.0V, f(XIN)=20MHz)
		Typ. 5mA (VCC=3.0V, f(XIN)=10MHz)
		Typ. 35μA (VCC=3.0V, wait mode, peripheral clock off)
		Typ. 0.7μA (VCC=3.0V, stop mode)
Flash Memory	Program/Erase Supply	VCC=2.7 to 5.5V
	Voltage	
	Program/Erase Endurance	10,000 times (Data flash)
		1,000 times (Program ROM)
Operating Ambi	ient Temperature	-20 to 85°C
	comporataro	-40 to 85°C (D Version)
Package		20-pin plastic mold LSSOP
i achage		20 pm plastic mola Locol

## 1.3 Block Diagram

Figure 1.1 shows a Block Diagram.




Figure 1.1 Block Diagram

### 1.4 Product Information

Table 1.3 lists the Product Information of R8C/14 Group and Table 1.4 lists the Product Information of R8C/15 Group.

Table 1.3 Product Information of R8C/14 Group

As of Jan 2006

Type No.	ROM capacity	RAM capacity	Package type	Remarks
R5F21142SP	8 Kbytes	512 bytes	PLSP0020JB-A	Flash memory version
R5F21143SP	12 Kbytes	768 bytes	PLSP0020JB-A	
R5F21144SP	16 Kbytes	1 Kbyte	PLSP0020JB-A	
R5F21142DSP	8 Kbytes	512 bytes	PLSP0020JB-A	D version
R5F21143DSP	12 Kbytes	768 bytes	PLSP0020JB-A	
R5F21144DSP	16 Kbytes	1 Kbyte	PLSP0020JB-A	




Figure 1.2 Part Number, Memory Size and Package of R8C/14 Group

Table 1.4 Product Information of R8C/15 Group

### As of Jan 2006

Type No.	ROM capacity		RAM	Package type	Remarks
Type No.	Program ROM	Data flash	capacity	Fackage type	Remarks
R5F21152SP	8 Kbytes	1 Kbyte × 2	512 bytes	PLSP0020JB-A	Flash memory version
R5F21153SP	12 Kbytes	1 Kbyte × 2	768 bytes	PLSP0020JB-A	
R5F21154SP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLSP0020JB-A	
R5F21152DSP	8 Kbytes	1 Kbyte × 2	512 bytes	PLSP0020JB-A	D version
R5F21153DSP	12 Kbytes	1 Kbyte x 2	768 bytes	PLSP0020JB-A	
R5F21154DSP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLSP0020JB-A	




Figure 1.3 Part Number, Memory Size and Package of R8C/15 Group

## 1.5 Pin Assignments

Figure 1.4 shows the PLSP0020JB-A Package Pin Assignment (top view).




Figure 1.4 PLSP0020JB-A Package Pin Assignment (top view)

Page 7 of 37

## 1.6 Pin Description

Table 1.5 lists the Pin Description and Table 1.6 lists the Pin Name Information by Pin Number.

Table 1.5 Pin Description

Function	Pin name	I/O type	Description
Power Supply Input	VCC VSS	I	Apply 2.7V to 5.5V to the VCC pin. Apply 0V to the VSS pin
Analog Power Supply Input	AVCC AVSS	I	Power supply input pins to A/D converter. Connect AVCC to VCC. Apply 0V to AVSS. Connect a capacitor between AVCC and AVSS.
Reset Input	RESET	I	Input "L" on this pin resets the MCU
MODE	MODE	I	Connect this pin to VCC via a resistor
Main Clock Input	XIN	I	These pins are provided for the main clock
Main Clock Output	XOUT	0	generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
INT Interrupt	INTO, INT1, INT3	I	INT interrupt input pins
Key Input Interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer X	CNTR0	I/O	Timer X I/O pin
	CNTR0	0	Timer X output pin.
Timer Z	TZOUT	0	Timer Z output pin
Timer C	TCIN	I	Timer C input pin
	CMP0_0 to CMP0_2, CMP1_0 to CMP1_2	0	Timer C output pins.
Serial Interface	CLK0	I/O	Transfer clock I/O pin.
	RXD0	I	Serial data input pin.
	TXD0	0	Serial data output pin.
SSU	SSI	I/O	Data I/O pin.
	SCS	I/O	Chip-select signal I/O pin.
	SSCK	I/O	Clock I/O pin.
	SSO	I/O	Data I/O pin.
Reference Voltage Input	VREF	I	Reference voltage input pin to A/D converter Connect VREF to VCC
A/D Converter	AN8 to AN11	I	Analog input pins to A/D converter
I/O Port	P1_0 to P1_7, P3_3 to P3_5, P3_7, P4_5	I/O	These are CMOS I/O ports. Each port contains an I/O select direction register, allowing each pin in that port to be directed for input or output individually.  Any port set to input can select whether to use a pull-up resistor or not by program.  P1_0 to P1_3 also function as LED drive ports.
Input Port	P4_6, P4_7	I	Port for input-only

I: Input

O: Output

I/O: Input and output

Table 1.6 Pin Name Information by Pin Number

				I/O Pin o	f Peripheral I	Function	
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with	A/D Converter
						Chip Select	
1		P3_5		CMP1_2		SSCK	
2		P3_7		CNTR0		SSO	
3	RESET						
4	XOUT	P4_7					
5	VSS/AVSS						
6	XIN	P4_6					
7	VCC						
8	MODE						
9		P4_5	INT0				
10		P1_7	ĪNT10	CNTR00			
11		P1_6			CLK0		
12		P1_5	INT11	CNTR01	RXD0		
13		P1_4			TXD0		
14		P1_3	KI3	TZOUT			AN11
15		P1_2	KI2	CMP0_2			AN10
16	AVCC/VREF						
17		P1_1	KI1	CMP0_1			AN9
18		P1_0	KI0	CMP0_0			AN8
19		P3_3	ĪNT3	TCIN/CMP1_0		SSI	
20		P3_4		CMP1_1		SCS	

### **Central Processing Unit (CPU)** 2.

Figure 2.1 shows the CPU Register. The CPU contains 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. Two sets of register banks are provided.




Figure 2.1 **CPU Register** 

#### 2.1 Data Registers (R0, R1, R2 and R3)

R0 is a 16-bit register for transfer, arithmetic and logic operations. The same applies to R1 to R3. The R0 can be split into high-order bit (R0H) and low-order bit (R0L) to be used separately as 8-bit data registers. The same applies to R1H and R1L as R0H and R0L. R2 can be combined with R0 to be used as a 32-bit data register (R2R0). The same applies to R3R1 as R2R0.

#### 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. They also are used for transfer, arithmetic and logic operations. The same applies to A1 as A0. A0 can be combined with A0 to be used as a 32-bit address register (A1A0).

#### 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

#### 2.4 **Interrupt Table Register (INTB)**

INTB is a 20-bit register indicates the start address of an interrupt vector table.

#### 2.5 **Program Counter (PC)**

PC, 20 bits wide, indicates the address of an instruction to be executed.

#### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointer (SP), USP and ISP, are 16 bits wide each. The U flag of FLG is used to switch between USP and ISP.

#### 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG is a 11-bit register indicating the CPU state.

#### 2.8.1 Carry Flag (C)

The C flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic logic unit.

#### 2.8.2 Debug Flag (D)

The D flag is for debug only. Set to "0".

#### 2.8.3 Zero Flag (Z)

The Z flag is set to "1" when an arithmetic operation resulted in 0; otherwise, "0".

#### 2.8.4 Sign Flag (S)

The S flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, "0".

#### 2.8.5 Register Bank Select Flag (B)

The register bank 0 is selected when the B flag is "0". The register bank 1 is selected when this flag is set to "1".

#### 2.8.6 Overflow Flag (O)

The O flag is set to "1" when the operation resulted in an overflow; otherwise, "0".



#### 2.8.7 Interrupt Enable Flag (I Flag)

The I flag enables a maskable interrupt.

An interrupt is disabled when the I flag is set to "0", and are enabled when the I flag is set to "1". The I flag is set to "0" when an interrupt request is acknowledged.

#### 2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is set to "0", USP is selected when the U flag is set to "1". The U flag is set to "0" when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

#### 2.8.9 **Processor Interrupt Priority Level (IPL)**

IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has greater priority than IPL, the interrupt is enabled.

#### 2.8.10 **Reserved Bit**

When write to this bit, set to "0". When read, its content is indeterminate.

### 3. **Memory**

#### 3.1 R8C/14 Group

Figure 3.1 is a Memory Map of R8C/14 Group. The R8C/14 group provides 1-Mbyte address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but for calling subroutines and stacks when interrupt request is acknowledged.

Special function registers (SFR) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated them. All addresses, which have nothing allocated within the SFR, are reserved area and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/14 Group

#### 3.2 R8C/15 Group

Figure 3.2 is a Memory Map of R8C/15 Group. The R8C/15 group provides 1-Mbyte address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but for calling subroutines and stacks when interrupt request is acknowledged.

Special function registers (SFR) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated them. All addresses, which have nothing allocated within the SFR, are reserved area and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/15 Group

### **Special Function Register (SFR)** 4.

SFR (Special Function Register) is the control register of peripheral functions. Tables 4.1 to 4.4 list the SFR information.

Table 4.1 SFR Information(1)<sup>(1)</sup>

Address	Pagistor	Symbol	After reset
0000h	Register	Symbol	Altei 1696f
0000h			
0001h			
0002H			
0003H	Dropped Made Pagister 0	I PM0	00h
	Processor Mode Register 0	-	
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h			
0009h	Address Match Interrupt Enable Register	AIER	00h
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00011111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h			00h
0012h			X0h
0013h			
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h	7		00h
0016h	7		X0h
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h
001Dh			
001Eh	INT0 Input Filter Select Register	INT0F	00h
001Fh	11410 Imput Filter Object (Vegister		
0020h	High-Speed On-Chip Oscillator Control Register 0	HRA0	00h
0020h	High-Speed On-Chip Oscillator Control Register 1	HRA1	When shipping
0021h	High-Speed On-Chip Oscillator Control Register 2	HRA2	00h
0022h	Thigh-opeed On-Only Oscillator Control Register 2	TIIVAZ	0011
002311			
002Ah			
002An			
002Bh			
002Ch			
002DH			
002En			
002FII			
0030h	Voltage Detection Register 1(2)	VCA1	00001000b
	Voltage Detection Register 1 <sup>(2)</sup>		00001000B
0032h	Voltage Detection Register 2 <sup>(2)</sup>	VCA2	
			01000000b <sup>(4)</sup>
0033h			
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register (2)	VW1C	0000X000b <sup>(3)</sup>
			0100X001b <sup>(4)</sup>
0037h	Voltage Monitor 2 Circuit Control Register (5)	VW2C	00h
0038h			
0039h			
003Ah			
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
	<u>l</u>	1	1

### X: Undefined

- 1. Blank spaces are reserved. No access is allowed.
- 2. Software reset, the watchdog timer reset or the voltage monitor 2 reset does not affect this register.
- 3. Owing to Hardware reset.
- 4. Owing to Power-on reset or the voltage monitor 1 reset.
- 5. Software reset, the watchdog timer reset or the voltage monitor 2 reset does not affect the b2 and b3.

SFR Information(2)<sup>(1)</sup> Table 4.2

Address	Register	Symbol	After reset
0040h	1.125.513.	5,	
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h			
0048h			
0049h			
004Ah			
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register	SSUAIC	XXXXX000b
0050h	Compare 1 Interrupt Control Register	CMP1IC	XXXXX000b
0050h	UARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
0051h	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b
0052h	OAKTO Receive interrupt Control Register	SURIC	XXXX000D
0053h			
0054H			
0056h	Timer X Interrupt Control Register	TXIC	XXXXX000b
0056h	Times A interrupt Control Neglatel	IAIC	^^^^0
0057h 0058h	Timer Z Interrupt Control Register	TZIC	XXXXX000b
0058h		INT1IC	XXXXX000b XXXXX000b
	INT1 Interrupt Control Register		
005Ah	INT3 Interrupt Control Register	INT3IC	XXXXX000b
005Bh	Timer C Interrupt Control Register	TCIC	XXXXX000b
005Ch	Compare 0 Interrupt Control Register	CMP0IC	XXXXX000b
005Dh	INTO Interrupt Control Register	INTOIC	XX00X000b
005Eh	· · · · · · · · · · · · · · · · · · ·		
005Fh			
0060h			
0061h			+
0062h			
0063h			
0064h			
0004H			
0066h			
0067h			
0067H			
0069h			
0069h			
006An 006Bh			
006Bh			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h			
0073h			
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			

X: Undefined NOTES:

1. Blank spaces are reserved. No access is allowed.

SFR Information(3)(1) Table 4.3

Address	Register	Symbol	After reset
0080h	Timer Z Mode Register	TZMR	00h
0081h	Timer Z Wode Negister	TZIVIIX	0011
0081h			
0083h			
	LTimes 7 West form Outset Control Desister	DUM	001-
0084h	Timer Z Waveform Output Control Register	PUM	00h
0085h	Prescaler Z Register	PREZ	FFh
0086h	Timer Z Secondary Register	TZSC	FFh
0087h	Timer Z Primary Register	TZPR	FFh
0088h			
0089h			
008Ah	Timer Z Output Control Register	TZOC	00h
008Bh	Timer X Mode Register	TXMR	00h
008Ch	Prescaler X Register	PREX	FFh
008Dh	Timer X Register	TX	FFh
008Eh	Timer Count Source Setting Register	TCSS	00h
008Fh			
0090h	Timer C Register	тс	00h
0091h		. •	00h
0092h			0011
0092h			
0093h			
0095h	Fotom al lumit Frankla Danistan	INITENI	Look
0096h	External Input Enable Register	INTEN	00h
0097h			
0098h	Key Input Enable Register	KIEN	00h
0099h			
009Ah	Timer C Control Register 0	TCC0	00h
009Bh	Timer C Control Register 1	TCC1	00h
009Ch	Capture, Compare 0 Register	TMO	00h
009Dh			00h(2)
009Eh	Compare 1 Register	TM1	FFh
009Fh			FFh
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UARTO Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A2H	OAKTO Hansinik baller Kegister	0018	XXh
00A3h	UART0 Transmit/Receive Control Register 0	UOCO	00001000b
00A4H	UARTO Transmit/Receive Control Register 1	U0C1	00001000b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h			
00A9h			
00AAh			
00ABh	i -		
00ACh			
00ACh 00ADh			
00ADh			
00ADh 00AEh	UART Transmit/Receive Control Register 2	UCON	00h
00ADh 00AEh 00AFh	UART Transmit/Receive Control Register 2	UCON	00h
00ADh 00AEh 00AFh 00B0h 00B1h	UART Transmit/Receive Control Register 2	UCON	00h
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h	UART Transmit/Receive Control Register 2	UCON	00h
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h	UART Transmit/Receive Control Register 2	UCON	00h
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h	UART Transmit/Receive Control Register 2	UCON	00h
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h	UART Transmit/Receive Control Register 2	UCON	00h
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h	UART Transmit/Receive Control Register 2	UCON	00h
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h			
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B6h 00B6h 00B7h	SS Control Register H	SSCRH	00h
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h	SS Control Register H SS Control Register L	SSCRH SSCRL	00h 7Dh
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h	SS Control Register H SS Control Register L SS Mode Register	SSCRH SSCRL SSMR	00h 7Dh 18h
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h	SS Control Register H SS Control Register L SS Mode Register SS Enable Register	SSCRH SSCRL SSMR SSER	00h 7Dh 18h 00h
00ADh 00AEh 00AFh 00BOh 00B1h 00B3h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BBh	SS Control Register H SS Control Register L SS Mode Register SS Enable Register SS Status Register	SSCRH SSCRL SSMR SSER SSER	00h 7Dh 18h 00h 00h
00ADh 00AEh 00AFh 00BOh 00B1h 00B3h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00B9h 00BBh 00BBh	SS Control Register H SS Control Register L SS Mode Register SS Enable Register SS Status Register SS Mode Register SS Mode Register	SSCRH SSCRL SSMR SSER SSSR SSMR2	00h 7Dh 18h 00h 00h
00ADh 00AEh 00AFh 00BOh 00B1h 00B3h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BBh	SS Control Register H SS Control Register L SS Mode Register SS Enable Register SS Status Register	SSCRH SSCRL SSMR SSER SSER	00h 7Dh 18h 00h 00h

### X: Undefined

- Blank spaces are reserved. No access is allowed.
   When output compare mode (the TCC13 bit in the TCC1 register = 1) is selected, the value after reset is "FFFFh".

SFR Information(4)(1) Table 4.4

Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C1h	1 / V C Kogistoi	, .5	XXh
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Control Register 2	ADCON2	00h
00D5h			
00D6h	A/D Control Register 0	ADCON0	00000XXXb
00D7h	A/D Control Register 1	ADCON1	00h
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h			
00E1h	Port P1 Register	P1	XXh
00E2h			
00E3h	Port P1 Direction Register	PD1	00h
00E4h			
00E5h	Port P3 Register	P3	XXh
00E6h			
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h			
00EAh	Port P4 Direction Register	PD4	00h
00EBh			
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h			
00F6h			
00F7h			
00F8h			
00F9h			
00FAh 00FBh			
00FCh	L Dull Lin Control Bogistor 0	PUR0	00XX0000b
	Pull-Up Control Register 0 Pull-Up Control Register 1	PUR1	
00FDh 00FEh	Port P1 Drive Capacity Control Register	DRR	XXXXXX0Xb 00h
00FEh	Timer C Output Control Register	TCOUT	00h
UUFFII	Timer & Output Control Register	10001	OUII
01B3h	Flash Memory Control Register 4	FMR4	01000000b
01B3fi	i idon wemony control register 4	I IVIIX#	0.10000000
01B4n	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h	i idan wemory control register i	1 IVIIX I	10000000
01B011	Flash Memory Control Register 0	FMR0	00000001b
010/11	Triadit Montory Control (register o	I IVIINO	00000001b
0FFFFh	Optional Function Select Register	OFS	(2)
V. 11111	Springer and the control of the cont	1 0. 0	\-/

### X: Undefined NOTES:

- Blank columns, 0100h to 01B2h and 01B8h to 02FFh are all reserved. No access is allowed.
   The OFS register cannot be changed by program. Use a flash programmer to write to it.

### **Electrical Characteristics** 5.

Table 5.1 **Absolute Maximum Ratings** 

Symbol	Parameter	Condition	Rated value	Unit
Vcc	Supply Voltage	Vcc = AVcc	-0.3 to 6.5	V
AVcc	Analog Supply Voltage	Vcc = AVcc	-0.3 to 6.5	V
Vı	Input Voltage		-0.3 to Vcc+0.3	V
Vo	Output Voltage		-0.3 to Vcc+0.3	V
Pd	Power Dissipation	Topr = 25°C	300	mW
Topr	Operating Ambient Temperature		-20 to 85 / -40 to 85 (D version)	°C
Tstg	Storage Temperature		-65 to 150	°C

Table 5.2 **Recommended Operating Conditions** 

Cymphol	Parameter		Conditions		Unit		
Symbol	Pa	rameter	Conditions	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage			2.7	-	5.5	V
AVcc	Analog Supply Vo	Analog Supply Voltage		-	Vcc(3)	-	V
Vss	Supply Voltage			=	0	=	V
AVss	Analog Supply Vo	tage		-	0	-	V
VIH	Input "H" Voltage			0.8Vcc	-	Vcc	V
VIL	Input "L" Voltage			0	_	0.2Vcc	V
IOH(sum)	Peak Sum Output "H" Current	Sum of All Pins IOH (peak)		_	-	-60	mA
IOH(peak)	Peak Output "H" C	Current		-	-	-10	mA
IOH(avg)	Average Output "H	d" Current		_	_	-5	mA
IOL(sum)	Peak Sum Output "L" Currents	Sum of All Pins IOL (peak)		_	-	60	mA
IOL(peak)	Peak Output "L"	Except P1_0 to P1_3		-	_	10	mA
	Currents	P1_0 to P1_3	Drive Capacity HIGH	-	_	30	mA
			Drive Capacity LOW	-	-	10	mA
IOL(avg)	Average Output	Except P1_0 to P1_3		_	_	5	mA
	"L" Current	P1_0 to P1_3	Drive Capacity HIGH	-	-	15	mA
			Drive Capacity LOW	-	_	5	mA
f(XIN)	Main Clock Input (	Oscillation Frequency	3.0V ≤ Vcc ≤ 5.5V	0	_	20	MHz
			2.7V ≤ Vcc < 3.0V	0	-	10	MHz

- Vcc = AVcc = 2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C, unless otherwise specified.
   The typical values when average output current is 100ms.
- 3. Hold Vcc = AVcc.

Table 5.3 A/D Converter Characteristics

Symbol	Parameter		Conditions			Unit	
Symbol	[ F	arameter	Conditions	Min.	Тур.	Max.	Offic
_	Resolution		Vref = VCC	-	-	10	Bits
=	Absolute	10-Bit Mode	φAD = 10MHz, Vref = VCC = 5.0V	=	=	±3	LSB
	Accuracy	8-Bit Mode	φAD = 10MHz, Vref = VCC = 5.0V	=	=	±2	LSB
		10-Bit Mode	$\phi AD = 10MHz, Vref = VCC = 3.3V^{(3)}$	-	-	±5	LSB
		8-Bit Mode	$\phi AD = 10MHz, Vref = VCC = 3.3V^{(3)}$	-	-	±2	LSB
Rladder	Resistor Ladder		Vref = VCC	10	_	40	kΩ
tconv	Conversion Time	10-Bit Mode	φAD = 10MHz, Vref = VCC = 5.0V	3.3	_	-	μS
		8-Bit Mode	φAD = 10MHz, Vref = VCC = 5.0V	2.8	=	=	μS
Vref	Reference voltage	)		-	Vcc <sup>(4)</sup>	-	V
VIA	Analog Input Volta	ige		0	_	Vref	V
=	A/D Operating Without Sample			0.25	_	10	MHz
	Clock Frequency <sup>(2)</sup>	With Sample & Hold		1	_	10	MHz

- 1. Vcc = AVcc = 2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C, unless otherwise specified.
- 2. If f1 exceeds 10MHz, divide the f1 and hold A/D operating clock frequency ( $\phi$ AD) 10MHz or below.
- 3. If the AVcc is less than 4.2V, divide the f1 and hold A/D operating clock frequency (\$\phi\_{AD}\$) f1/2 or below.
- 4. Hold Vcc = Vref




Figure 5.1 Port P1, P3 and P4 Measurement Circuit

Table 5.4 Flash Memory (Program ROM) Electrical Characteristics

Cumbal	Parameter	Conditions	;	Unit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Offic
=	Program/Erase Endurance <sup>(2)</sup>	R8C/14 Group	100 <sup>(3)</sup>	=	=	times
		R8C/15 Group	1,000(3)	_	-	times
Ī	Byte Program Time	Vcc = 5.0 V at Topr = 25 °C	-	50	400	μS
=	Block Erase Time	Vcc = 5.0 V at Topr = 25 °C	-	0.4	9	S
td(SR-ES)	Time Delay from Suspend Request until Erase Suspend		-	-	8	ms
=	Erase Suspend Request Interval		10	_	-	ms
=	Program, Erase Voltage		2.7	_	5.5	V
=	Read Voltage		2.7	_	5.5	V
=	Program, Erase Temperature		0	-	60	°C
=	Data Hold Time <sup>(7)</sup>	Ambient temperature = 55 °C	20	_	=	year

- 1. Vcc = AVcc = 2.7 to 5.5V at Topr = 0 to 60 °C, unless otherwise specified.
- 2. Definition of program and erase

The program and erase endurance shows an erase endurance for every block.

If the program and erase endurance is "n" times (n = 100, 10000), "n" times erase can be performed for every block.

For example, if performing 1-byte write to the distinct addresses on Block A of 1Kbyte block 1,024 times and then erasing that block, program and erase endurance is counted as one time.

- However, do not perform multiple programs to the same address for one time ease. (disable overwriting).
- 3. Endurace to guarantee all electrical characteristics after program and erase.(1 to "Min." value can be guaranateed).
- 4. In the case of a system to execute multiple programs, perform one erase after programming as reducing effective reprogram endurance not to leave blank area as possible such as programming write addresses in turn. If programming a set of 16 bytes, programming up to 128 sets and then erasing them one time can reduce effective reprogram endurance. Additionally, averaging erase endurance for Block A and B can reduce effective reprogram endurance more. To leave erase endurance for every block as information and determine the restricted endurance are recommended.
- 5. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring Program/Erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time incudes time that the power supply is off or the clock is not supplied.

Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics

Symbol	Parameter	Conditions	5	Unit			
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Offic	
=	Program/Erase Endurance <sup>(2)</sup>		10,000(3)	-	_	times	
=	Byte Program Time (Program/Erase Endurance ≤ 1,000 Times)	Vcc = 5.0 V at Topr = 25 °C	=	50	400	μS	
_	Byte Program Time (Program/Erase Endurance > 1,000 Times)	Vcc = 5.0 V at Topr = 25 °C	_	65	_	μS	
_	Block Erase Time (Program/Erase Endurance ≤ 1,000 Times)	Vcc = 5.0 V at Topr = 25 °C	_	0.2	9	S	
-	Block Erase Time (Program/Erase Endurance > 1,000 Times)	Vcc = 5.0 V at Topr = 25 °C	=	0.3	-	S	
td(SR-ES)	Time Delay from Suspend Request until Erase Suspend		=	=	8	ms	
_	Erase Suspend Request Interval		10	1	_	ms	
_	Program, Erase Voltage		2.7	1	5.5	V	
-	Read Voltage		2.7	-	5.5	V	
=	Program, Erase Temperature		-20 <sup>(8)</sup>	=	85	°C	
=	Data Hold Time <sup>(9)</sup>	Ambient temperature = 55 °C	20	=	-	year	


- 1. Vcc = AVcc = 2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C, unless otherwise specified.
- 2. Definition of program and erase

The program and erase endurance shows an erase endurance for every block.

If the program and erase endurance is "n" times (n = 100, 10000), "n" times erase can be performed for every block. For example, if performing 1-byte write to the distinct addresses on Block A of 1Kbyte block 1,024 times and then erasing that block, program and erase endurance is counted as one time.

However, do not perform multiple programs to the same address for one time ease. (disable overwriting).

- 3. Endurace to guarantee all electrical characteristics after program and erase.(1 to "Min." value can be guaranateed).
- Standard of Block A and Block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times aer the same as that in program area.
- 5. In the case of a system to execute multiple programs, perform one erase after programming as reducing effective reprogram endurance not to leave blank area as possible such as programming write addresses in turn . If programming a set of 16 bytes, programming up to 128 sets and then erasing them one time can reduce effective reprogram endurance. Additionally, averaging erase endurance for Block A and B can reduce effective reprogram endurance more. To leave erase endurance for every block as information and determine the restricted endurance are recommended.
- 6. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring Program/Erase failure rate information should contact their Renesas technical support representative.
- 8. -40 °C for D version.
- 9. The data hold time incudes time that the power supply is off or the clock is not supplied.



Time delay from Suspend Request until Erase Suspend Figure 5.2

Table 5.6 **Voltage Detection 1 Circuit Electrical Characteristics** 

Symbol	Parameter	Condition		Unit		
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage Detection Level <sup>(3)</sup>		2.70	2.85	3.00	V
=	Voltage Detection Circuit Self Power Consumption	VCA26 = 1, Vcc = 5.0V	=	600	=	nA
td(E-A)	Waiting Time until Voltage Detection Circuit Operation Starts <sup>(2)</sup>		-	=	100	μS
Vccmin	Microcomputer Operating Voltage Minimum Value		2.7	=	=	V

- 1. The measurement condition is Vcc = AVcc = 2.7V to 5.5V and Topr = -40°C to 85 °C.
- 2. Necessary time until the voltage detection circuit operates when setting to "1" again after setting the VCA26 bit in the VCA2 register to "0".
- 3. Hold Vdet2 > Vdet1.

Table 5.7 **Voltage Detection 2 Circuit Electrical Characteristics** 

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage Detection Level <sup>(4)</sup>		3.00	3.30	3.60	V
-	Voltage Monitor 2 Interrupt Request Generation Time <sup>(2)</sup>		-	40	-	μS
=	Voltage Detection Circuit Self Power Consumption	VCA27 = 1, Vcc = 5.0V	=	600	=	nA
td(E-A)	Waiting Time until Voltage Detection Circuit Operation Starts <sup>(3)</sup>		=	=	100	μS

- 1. The measurement condition is Vcc = AVcc = 2.7V to 5.5V and Topr = -40°C to 85 °C.
- 2. Time until the voltage monitor 2 interrupt request is generated since the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to "1" again after setting the VCA27 bit in the VCA2 register to "0".
- 4. Hold Vdet2 > Vdet1.

Reset Circuit Electrical Characteristics (When Using Voltage Monitor 1 Reset) Table 5.8

Symbol	Parameter	Condition	(	Standard		Unit
			Min.	Тур.	Max.	
Vpor2	Power-On Reset Valid Voltage	$-20^{\circ}C \leq Topr < 85^{\circ}C$	=	=	Vdet1	V
tw(Vpor2-Vdet1)	Supply Voltage Rising Time When Power-On Reset is	$-20$ °C $\leq$ Topr $< 85$ °C,	-	-	100	ms
	Deasserted <sup>(1)</sup>	$t_{\text{w(por2)}} \ge 0s^{(3)}$				


- 1. This condition is not applicable when using with  $Vcc \ge 1.0V$ .
- 2. When turning power on after the time to hold the external power below effective voltage (Vport) exceeds10s, refer to Table 5.9 Reset Circuit Electrical Characteristics (When Not Using Voltage Monitor 1 Reset).
- 3. tw(por2) is time to hold the external power below effective voltage (Vpor2).

Table 5.9 Reset Circuit Electrical Characteristics (When Not Using Voltage Monitor 1 Reset)

Symbol	Parameter	Condition	Standard		d	Unit
			Min.	Тур.	Max.	
Vpor1	Power-On Reset Valid Voltage	$-20^{\circ}C \le Topr < 85^{\circ}C$	-	-	0.1	V
tw(Vpor1-Vdet1)	Supply Voltage Rising Time When Power-On Reset is Deasserted	$\begin{array}{l} 0^{\circ}C \leq Topr \leq 85^{\circ}C, \\ tw(por1) \geq 10s^{(2)} \end{array}$	-	-	100	ms
tw(Vpor1-Vdet1)	Supply Voltage Rising Time When Power-On Reset is Deasserted	$ \begin{array}{l} -20^{\circ}C \leq Topr < 0^{\circ}C, \\ tw(por1) \geq 30s^{(2)} \end{array} $	-	-	100	ms
tw(Vpor1-Vdet1)	Supply Voltage Rising Time When Power-On Reset is Deasserted	$ -20^{\circ}C \leq Topr < 0^{\circ}C, \\ tw(por1) \geq 10s^{(2)} $	-	-	1	ms
tw(Vpor1-Vdet1)	Supply Voltage Rising Time When Power-On Reset is Deasserted	$0^{\circ}C \leq Topr \leq 85^{\circ}C,$ $tw(por1) \geq 1s^{(2)}$	=	=	0.5	ms

### NOTES:

- 1. When not using the voltage monitor 1 reset, use with Vcc≥ 2.7V.
- 2. tw(por1) is time to hold the external power below effective voltage (Vpor1).



- Hold the voltage of the microcomputer operation voltage range (Vccmin or above) within sampling time.
   A sampling clock can be selected. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.
- Vdet1 indicates the voltage detection level of the voltage detection 1 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.

Figure 5.3 **Reset Circuit Electrical Characteristics** 

**Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics** 

Symbol	Parameter	Condition		Unit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Offic
_	High-Speed On-Chip Oscillator Frequency When the Reset is Deasserted	Vcc = 5.0V, Topr = 25 °C	-	8	-	MHz
-	High-Speed On-Chip Oscillator Frequency	0 to +60 °C / 5 V ± 5 % <sup>(2)</sup>	7.44	_	8.56	MHz
	Temperature • Supplay Voltage Dependence	-20 to +85 °C / 2.7 to 5.5 V <sup>(2)</sup>	7.04	_	8.96	MHz
		-40 to +85 °C / 2.7 to 5.5 V <sup>(2)</sup>	6.80	=	9.20	MHz

- 1. The measurement condition is Vcc = AVcc = 5.0V and Topr = 25 °C.
- 2. The standard value shows when the HRA1 register is assumed as the value in shipping and the HRA2 register value is set to

**Table 5.11 Power Supply Circuit Timing Characteristics** 

Svmbol	Parameter	Condition	Standard			Unit
Syllibol	Falametei	Condition	Min.	Тур.	Max.	Oille
td(P-R)	Time for Internal Power Supply Stabilization during Power-On <sup>(2)</sup>		1	=	2000	μS
td(R-S)	STOP Exit Time <sup>(3)</sup>		=	-	150	μS

### NOTES:

- 1. The measurement condition is Vcc = AVcc = 2.7 to 5.5V and  $T_{opr} = 25$  °C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
- 3. Time until CPU clock supply starts since the interrupt is acknowledged to exit stop mode.

**Table 5.12** Timing Requirements of Clock Synchronous Serial I/O (SSU) with Chip Select(1)

Cumbal	Parameter		Conditions		Standard			
Symbol	Parameter		Conditions	Min.	Тур.	Max.	Unit	
tsucyc	SSCK Clock Cycle Time			4	-	=	tcyc(2)	
tHI	SSCK Clock "H" Width			0.4	-	0.6	tsucyc	
tLO	SSCK Clock "L" Width			0.4	-	0.6	tsucyc	
trise	SSCK Clock Rising Time	Master		-	=	1	tcyc(2)	
		Slave		-	-	1	μS	
tFALL	SSCK Clock Falling Time	Master		-	-	1	tcyc(2)	
		Slave		-	-	1	μS	
tsu	SSO, SSI Data Input Setup	Time		100	-	=	ns	
tн	SSO, SSI Data Input Hold T	ïme		1	=	=	tcyc(2)	
tLEAD	SCS Setup Time	Slave		1tcyc+50	-	-	ns	
tLAG	SCS Hold Time	Slave		1tcyc+50	-	_	ns	
top	SSO, SSI Data Output Delay Time			-	-	1	tcyc(2)	
tsa	SSI Slave Access Time			_	-	1.5tcyc+100	ns	
tor	SSI Slave Out Open Time			-	_	1.5tcyc+100	ns	

- 1. Vcc = AVcc = 2.7 to 5.5V, Vss = 0V at Topr = -20 to 85 °C / -40 to 85 °C, unless otherwise specified.
- 2. 1tcyc = 1/f1(s)






Figure 5.4 I/O Timing of Clock Synchronous Serial I/O (SSU) with Chip Select (Master)




Figure 5.5 I/O Timing of Clock Synchronous Serial I/O (SSU) with Chip Select (Slave)




Figure 5.6 I/O Timing of Clock Synchronous Serial I/O (SSU) with Chip Select (Clock Synchronous Communication Mode)

Electrical Characteristics (1) [Vcc = 5V] **Table 5.13** 

Symbol	Parameter		Cons	dition	St	andard		Unit
Symbol	Par	ameter	Cond	ווטווג	Min.	Тур.	Max.	Unit
Vон	Output "H" Voltage	Except Xouт	Iон = -5mA		Vcc - 2.0	-	Vcc	V
			Іон = -200μА		Vcc - 0.3	-	Vcc	V
		Хоит	Drive capacity HIGH	Iон = -1mA	Vcc - 2.0	=	Vcc	V
			Drive capacity LOW	Іон = -500μА	Vcc - 2.0	=	Vcc	V
Vol	Output "L" Voltage	Except P1_0 to P1_3,	IoL = 5mA	"	=	=	2.0	V
		Xout	IoL = 200μA		-	-	0.45	V
		P1_0 to P1_3	Drive capacity HIGH	IoL = 15mA	=	-	2.0	V
			Drive capacity LOW	IOL = 5mA	-	-	2.0	V
			Drive capacity LOW	Ιοι = 200μΑ	=	_	0.45	V
		Хоит	Drive capacity HIGH	IoL = 1mA	=	=	2.0	V
			Drive capacity LOW	Ιοι = 500μΑ	=	_	2.0	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, CNTR0, CNTR1, TCIN, RXD0, SSO			0.2	-	1.0	V
		RESET			0.2	=	2.2	V
lін	Input "H" current	1	VI = 5V		=	=	5.0	μΑ
lıL	Input "L" current		VI = 0V		-	-	-5.0	μΑ
RPULLUP	Pull-Up Resistance	Pull-Up Resistance		VI = 0V		50	167	kΩ
RfXIN	Feedback Resistance	XIN			-	1.0	_	МΩ
fring-s	Low-Speed On-Chip	Oscillator Frequency			40	125	250	kHz
VRAM	RAM Hold Voltage		During stop mode	Э	2.0	-	-	V

<sup>1.</sup> Vcc = AVcc = 4.2 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C, f(XIN)=20MHz, unless otherwise specified.

Electrical Characteristics (2) [Vcc = 5V] (Topr = -40 to 85  $^{\circ}$ C, unless otherwise specified.) **Table 5.14** 

Symbol	Parameter		Condition		Standard		Unit
- Jyrribol	i didiliotoi			Min.	Тур.	Max.	Offic
Icc	Power Supply Current (Vcc=3.3 to 5.5V) In single-chip mode,	High-Speed Mode	XIN = 20MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125kHz No division	_	9	15	mA
	the output pins are open and other pins are Vss		XIN = 16MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125kHz No division	-	8	14	mA
			XIN = 10MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125kHz No division	-	5	-	mA
		Medium- Speed Mode	XIN = 20MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125kHz Divide-by-8	_	4	l	mA
			XIN = 16MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125kHz Divide-by-8	-	3	-	mA
			XIN = 10MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125kHz Divide-by-8	-	2		mA
		High-Speed On-Chip Oscillator Mode	Main clock off High-speed on-chip oscillator on=8MHz Low-speed on-chip oscillator on=125kHz No division	-	4	8	mA
			Main clock off High-speed on-chip oscillator on=8MHz Low-speed on-chip oscillator on=125kHz Divide-by-8	_	1.5	-	mA
		Low-Speed On-Chip Oscillator Mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on=125kHz Divide-by-8	-	470	900	μА
		Wait Mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on=125kHz While a WAIT instruction is executed Peripheral clock operation VCA26 = VCA27 = 0	_	40	80	μА
		Wait Mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on=125kHz While a WAIT instruction is executed Peripheral clock off VCA26 = VCA27 = 0	_	38	76	μА
		Stop Mode	Main clock off, Topr = 25 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0	_	0.8	3.0	μА

## Timing Requirements (Unless otherwise specified: Vcc = 5V, Vss = 0V at Topr = 25 °C) [ Vcc = 5V ]

**Table 5.15 XIN** Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tc(XIN)	XIN Input Cycle Time	50	=	ns
twh(xin)	XIN Input "H" Width	25	=	ns
twl(xin)	XIN Input "L" Width	25	-	ns

### CNTR0 Input, CNTR1 Input, INT1 Input **Table 5.16**

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tc(CNTR0)	CNTR0 Input Cycle Time	100	=	ns
tWH(CNTR0)	CNTR0 Input "H" Width	40	=	ns
tWL(CNTR0)	CNTR0 input "L" Width	40	=	ns

#### TCIN Input, INT3 Input **Table 5.17**

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Unit
tc(TCIN)	TCIN Input Cycle Time	400(1)	-	ns
twh(TCIN)	TCIN Input "H" Width	200(2)	_	ns
tWL(TCIN)	TCIN input "L" Width	200(2)	=	ns

### NOTES:

- 1. When using Timer C input capture mode, adjust the cycle time (1/Timer C count source frequency x 3) or above.
- 2. When using Timer C input capture mode, adjust the width (1/Timer C count source frequency x 1.5) or above.


#### **Table 5.18 Serial Interface**

Symbol	Parameter	Stan	Unit	
Symbol	Falanetei	Min.	Max.	Offic
tc(CK)	CLKi Input Cycle Time	200	-	ns
tw(ckh)	CLKi Input "H" Width	100	-	ns
tW(CKL)	CLKi Input "L" Width	100	-	ns
td(C-Q)	TXDi Output Delay Time	=	50	ns
th(C-Q)	TXDi Hold Time	0	-	ns
tsu(D-C)	RXDi Input Setup Time	50	-	ns
th(C-D)	RCDi Input Hold Time	90	-	ns

#### **Table 5.19** External Interrupt INTO Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tw(INH)	INTO Input "H" Width	250 <sup>(1)</sup>	-	ns
tw(INL)	INTO Input "L" Width	250(2)	_	ns

- 1. When selecting the digital filter by the INTO input filter select bit, use the INTO input HIGH width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.
- 2. When selecting the digital filter by the INTO input filter select bit, use the INTO input LOW width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.



Timing Diagram When Vcc = 5V Figure 5.7

Electrical Characteristics (3) [Vcc = 3V] **Table 5.20** 

Symbol	Parameter		Condition		Standard			Unit	
Symbol	Pai	rameter	Cond	Condition		Min. Typ.		J Onit	
Vон	Output "H" Voltage	Except Xout	Iон = -1mA		Vcc - 0.5	-	Vcc	V	
		Хоит	Drive capacity HIGH	Iон = -0.1mA	Vcc - 0.5	-	Vcc	V	
			Drive capacity LOW	IOH = -50μA	Vcc - 0.5	_	Vcc	V	
Vol	Output "L" Voltage	Except P1_0 to P1_3, Xout	IoL = 1mA	·	=	=	0.5	V	
		P1_0 to P1_3	Drive capacity HIGH	IoL = 2mA	_	_	0.5	V	
			Drive capacity LOW	IOL = 1mA	_	_	0.5	V	
		Хоит	Drive capacity HIGH	IOL = 0.1mA	=	_	0.5	V	
			Drive capacity LOW	IOL = 50μA	=	=	0.5	V	
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, CNTR0, CNTR1, TCIN, RXD0, SSO			0.2	-	0.8	V	
		RESET			0.2	-	1.8	V	
Іін	Input "H" Current		VI = 3V		-	-	4.0	μΑ	
lıL	Input "L" Current		VI = 0V		-	-	-4.0	μΑ	
RPULLUP	Pull-Up Resistance		VI = 0V		66	160	500	kΩ	
RfXIN	Feedback Resistance	XIN			_	3.0	_	ΜΩ	
fring-s	Low-Speed On-Chip	Oscillator Frequency			40	125	250	kHz	
VRAM	RAM Hold Voltage		During stop mode		2.0	-	-	V	

<sup>1.</sup> Vcc = AVcc = 2.7 to 3.3V at Topr = -20 to 85 °C / -40 to 85 °C, f(XIN)=10MHz, unless otherwise specified.

Electrical Characteristics (4) [Vcc = 3V] (Topr = -40 to 85  $^{\circ}$ C, unless otherwise specified.) **Table 5.21** 

Symbol	Parameter	Condition	Standard			Unit	
- Jyrribol	i didiliotoi			Min.	Тур.	Max.	5111
Icc	Power Supply Current (Vcc=2.7 to 3.3V) In single-chip mode,	High-Speed Mode	XIN = 20MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125kHz No division	_	8	13	mA
	the output pins are open and other pins are Vss		XIN = 16MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125kHz No division	-	7	12	mA
			XIN = 10MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125kHz No division	_	5	-	mA
		Medium- Speed Mode	XIN = 20MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125kHz Divide-by-8	_	3	-	mA
			XIN = 16MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125kHz Divide-by-8	_	2.5	-	mA
			XIN = 10MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on=125kHz Divide-by-8	_	1.6	-	mA
		High-Speed On-Chip Oscillator Mode	Main clock off High-speed on-chip oscillator on=8MHz Low-speed on-chip oscillator on=125kHz No division	_	3.5	7.5	mA
			Main clock off High-speed on-chip oscillator on=8MHz Low-speed on-chip oscillator on=125kHz Divide-by-8	_	1.5	-	mA
		Low-Speed On-Chip Oscillator Mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on=125kHz Divide-by-8	_	420	800	μА
		Wait Mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on=125kHz While a WAIT instruction is executed Peripheral clock operation VCA26 = VCA27 = 0	-	37	74	μА
		Wait Mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on=125kHz While a WAIT instruction is executed Peripheral clock off VCA26 = VCA27 = 0	_	35	70	μА
		Stop Mode	Main clock off, Topr = 25 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0	_	0.7	3.0	μА

## Timing requirements (Unless otherwise specified: Vcc = 3V, Vss = 0V at Topr = 25 °C) [Vcc = 3V]

#### **Table 5.22 XIN** Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Unit
tc(XIN)	XIN Input Cycle Time	100	-	ns
twh(xin)	XIN Input "H" Width	40	-	ns
twl(xin)	XIN Input "L" Width	40	_	ns

### CNTR0 Input, CNTR1 Input, INT1 Input **Table 5.23**

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tc(CNTR0)	CNTR0 Input Cycle Time	300	=	ns
tWH(CNTR0)	CNTR0 Input "H" Width	120	=	ns
tWL(CNTR0)	CNTR0 Input "L" Width	120	-	ns

#### TCIN Input, INT3 Input **Table 5.24**

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Unit
tc(TCIN)	TCIN Input Cycle Time	1,200(1)	-	ns
twh(TCIN)	TCIN Input "H" Width	600(2)	_	ns
tWL(TCIN)	TCIN Input "L" Width	600(2)	=	ns

### NOTES:

- 1. When using the Timer C input capture mode, adjust the cycle time (1/Timer C count source frequency x 3) or above.
- 2. When using the Timer C input capture mode, adjust the width (1/Timer C count source frequency x 1.5) or above.

#### **Table 5.25 Serial Interface**

Cymphol	Davamatan	Stan	Unit	
Symbol	Parameter	Min.	Max.	Unit
tc(CK)	CLKi Input Cycle Time	300	-	ns
tw(ckh)	CLKi Input "H" Width	150	-	ns
tW(CKL)	CLKi Input "L" Width	150	-	ns
td(C-Q)	TXDi Output Delay Time	=	80	ns
th(C-Q)	TXDi Hold Time	0	-	ns
tsu(D-C)	RXDi Input Setup Time	70	-	ns
th(C-D)	RCDi Input Hold Time	90	-	ns

#### **Table 5.26** External Interrupt INTO Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tW(INH)	INTO Input "H" Width	380 <sup>(1)</sup>	-	ns
tW(INL)	INTO Input "L" Width	380(2)	-	ns

- 1. When selecting the digital filter by the INTO input filter select bit, use the INTO input HIGH width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.
- 2. When selecting the digital filter by the INTO input filter select bit, use the INTO input LOW width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.





Figure 5.8 Timing Diagram When Vcc = 3V

# **Package Dimensions**



Б.	Data		Description		
Rev.	Date	Page	Summary		
0.10	Sep 06, 2004	_	First Edition issued		
1.00	Feb 25, 2005	2-3	Tables 1.1 and 1.2 revised		
	,	5	Table 1.3 and figure 1.2 revised		
		6	Table 1.4 and figure 1.3 revised		
		7-8	Figures 1.4 and 1.5 revised		
		16	Table 4.1 revised:		
			- 000Fh: 000XXXXXb → 00011111b		
			- 0036h: 00001000b $\rightarrow$ 0000X000b and 01001001b $\rightarrow$ 0100X001b		
		18	Tabel 4.3 revised:		
			- 009Ch: FFh → 00h; NOTES2 added		
			- 009Dh: FFh → 00h		
			- 00BCh: 10000000b → 00h		
		21	Table 5.3 revised		
		22	Tables 5.4 and 5.5 revised		
		24	Tables 5.8 and 5.9 revised		
		25	Table 5.11 revised; Table 5.12 added		
		26-28	Figures 5.4 to 5.6 added		
		29	Table 5.13 revised		
		30	Table 5.14 revised		
		31, 35	Table 5.16 and 5.23 revised: Table title "INT2" → "INT1"		
		33	Table 5.20 revised; NOTE revised		
		34	Table 5.21 revised		
		37	Package Dimensions revised		
1.10	Jul 07, 2005	5, 6	Tables 1.3 and 1.4 revised		
		16	Table 4.1 revised:		
			- 0009h: XXXXXX00b → 00h		
			- 000Ah: 00XXX000b → 00h		
			- 001Eh: XXXXX000b → 00h		
		22	Table 5.5 revised; NOTE revised		
		26	Figure 5.4 revised		
		27	Figure 5.5 revised		
		29	Table 5.13 revised		
		33	Table 5.20 revised		
2.00	Jan 30, 2006	1	1. Overview; "20-pin plastic molded LSSOP or SDIP" → "20-pin plastic		
			molded LSSOP" revised		
		2	Table 1.1 Performance Outline of the R8C/14 Group;		
			Package: "20-pin plastic molded SDIP" deleted		
		3	Table 1.2 Performance Outline of the R8C/15 Group;		
			Package: "20-pin plastic molded SDIP" deleted,		
			Flash Memory: (Data area) → (Data flash)		
			(Program area) → (Program ROM) revised		
		4	Figure 1.1 Block Diagram;		
			"Peripheral Function" added,		
			"System Clock Generation" → "System Clock Generator" revised		
		5, 6	Table 1.3 Product Information of R8C/14 Group,		
		] 3, 5	Table 1.4 Product Information of R8C/15 Group; revised.		
			Figure 1.2 Part Number, Memory Size and Package of R8C/14 Group,		
			· · · · · · · · · · · · · · · · · · ·		
			Figure 1.3 Part Number, Memory Size and Package of R8C/15 Group;		
			Package type: "DD: PRDP0020BA-A" deleted		

Pov	Data		Description		
Rev. Date		Page	Summary		
2.00	Jan 30, 2006	8	Figure 1.5 PRDP0020BA-A Package Pin Assignment (top view) deleted Table 1.5 Pin Description; Timer C: "CMP0_0 to CMP0_3, CMP1_0 to CMP1_3" →		
		10	"CMP0_0 to CMP0_2, CMP1_0 to CMP1_2" revised Figure 2.1 CPU Register; "Reserved Area" → "Reserved Bit" revised		
		12	2.8.10 Reserved Area;  "Reserved Area" → "Reserved Bit" revised		
		13	Figure 3.1 Memory Map of R8C/14 Group revised		
		14	3.2 R8C/15 Group;		
		15	"(data area)" → "(data flash)", "(program area)" → "(program ROM)" revised Figure 3.2 Memory Map of R8C/15 Group revised Table 4.1 SFR Information(1); 0009h: "XXXXXX00b" → "00h" 000Ah: "00XXX000b" → "00h"		
			001Eh: "XXXXX000b" → "00h"		
		17	Table 4.3 SFR Information(3);		
			0085h: "Prescaler Z" → "Prescaler Z Register" 0086h: "Timer Z Secondary" → "Timer Z Secondary Register"		
			0086h: "Timer Z Secondary" → "Timer Z Secondary Register"  0087h: "Timer Z Primary" → "Timer Z Primary Register"		
			008Ch: "Prescaler X" → "Prescaler X Register"		
			008Dh: "Timer X" → "Timer X Register"		
			0090h, 0091h: "Timer C" → "Timer C Register" revised		
		21	Table 5.4 Flash Memory (Program ROM) Electrical Characteristics;  • NOTES 1 to 7 added		
		22	• "Topr" → "Ambient temperature", "Program area" → "Program ROM" revised Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics;		
			NOTE1 revised, NOTE9 added     "Too I"    "Add in the second of the		
		23	• "Topr" → "Ambient temperature", "Data area" → "Data flash" revised Figure 5.2 Time delay from Suspend Request until Erase Suspend revised		
		24	Table 5.8 Reset Circuit Electrical Characteristics (When Using Voltage Monitor 1 Reset); NOTE2 revised  Table 5.9 Reset Circuit Electrical Characteristics (When Not Using Voltage		
		25	Monitor 1 Reset); NOTE1 revised Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics; revised		
			Table 5.12 Timing Requirements of Clock Synchronous Serial I/O (SSU) with Chip Select; revised		
		30	Table 5.14 Electrical Characteristics (2) [Vcc = 5V]; revised		
		31	"Timing Requirements (Unless at Ta = 25°C) [ VCC = 5V ]" → "Timing Requirements (Unless at Topr = 25°C) [ VCC = 5V ]" revised Table 5.18 Serial Interface; "35" → "50", "80" → "50"		
		34	Table 5.18 Serial interface; $35 \rightarrow 50$ , $80 \rightarrow 50$ Table 5.21 Electrical Characteristics (4) [Vcc = 3V]; revised		
		35	"Timing requirements (Unless at Ta = 25°C) [VCC = 3V]" → "Timing requirements (Unless at Topr = 25°C) [VCC = 3V]" revised		
		37	Table 5.25 Serial Interface; "55" → "70", "160" → "80" Package Dimensions; Package "PRDP0020BA-A" deleted		

### Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to

- However the state of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resoluting from the information contained herein.

  5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

use.

6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



**RENESAS SALES OFFICES** 

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

**Renesas Technology America, Inc.** 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 205, AZIA Center, No.133 Yincheng Rd (n), Pudong District, Shanghai 200120, China Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.**10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510