

DS0141
Datasheet
PolarFire
Preliminary



Contents

1 Revision History	1
1.1 Revision 1.3	1
1.2 Revision 1.2	1
1.3 Revision 1.1	1
1.4 Revision 1.0	1
2 Overview	2
3 References	3
4 Device Offering	4
5 Silicon Status	5
6 DC Characteristics	6
6.1 Absolute Maximum Rating	6
6.2 Recommended Operating Conditions	6
6.2.1 DC Characteristics over Recommended Operating Conditions	8
6.2.2 Maximum Allowed Overshoot and Undershoot	8
6.3 Input and Output	12
6.3.1 DC Input and Output Levels	12
6.3.2 Differential DC Input and Output Levels	15
6.3.3 Complementary Differential DC Input and Output Levels	18
6.3.4 HSIO On-Die Termination	19
6.3.5 GPIO On-Die Termination	20
7 AC Switching Characteristics	22
7.1 I/O Standards Specifications	22
7.1.1 Input Delay Measurement Methodology Maximum PHY Rate for Memory Interface IP	22
7.1.2 Output Delay Measurement Methodology	25
7.1.3 Input Buffer Speed	27
7.1.4 Output Buffer Speed	29
7.1.5 Maximum PHY Rate for Memory Interface IP	31
7.1.6 User I/O Switching Characteristics	32
7.2 Clocking Specifications	35
7.2.1 Clocking	35
7.2.2 PLL	36
7.2.3 DLL	37
7.2.4 RC Oscillators	38
7.3 Fabric Specifications	40
7.3.1 Math Blocks	40

7.3.2	SRAM Blocks	41
7.4	Transceiver Switching Characteristics	42
7.4.1	Transceiver Performance	42
7.4.2	Transceiver Reference Clock Performance	42
7.4.3	Transceiver Reference Clock I/O Standards	43
7.4.4	Transceiver Interface Performance	44
7.4.5	Transmitter Performance	44
7.4.6	Receiver Performance	47
7.5	Transceiver Protocol Characteristics	48
7.5.1	PCI Express	48
7.5.2	Interlaken	49
7.5.3	10GbE (10GBASE-R, and 10GBASE-KR)	49
7.5.4	1GbE (1000BASE-T)	50
7.5.5	SGMII and QSGMII	50
7.5.6	SDI	50
7.5.7	CPRI	51
7.5.8	JESD204B	51
7.6	Non-Volatile Characteristics	51
7.6.1	FPGA Programming Cycle and Retention	52
7.6.2	FPGA Programming Time	52
7.6.3	FPGA Bitstream Sizes	53
7.6.4	Digest Cycles	53
7.6.5	Digest Time	54
7.6.6	Zeroization Time	55
7.6.7	Verify Time	57
7.6.8	Authentication Time	58
7.6.9	Secure NVM Performance	58
7.6.10	Secure NVM Programming Cycles	59
7.7	System Services	59
7.7.1	System Services Throughput Characteristics	59
7.8	Fabric Macros	60
7.8.1	UJTAG Switching Characteristics	60
7.8.2	UJTAG_SEC Switching Characteristics	61
7.8.3	USPI Switching Characteristics	62
7.8.4	Tamper Detectors	62
7.8.5	System Controller Suspend Switching Characteristics	64
7.8.6	Dynamic Reconfiguration Interface	64
7.9	Power-Up to Functional Timing	64
7.9.1	Power-On (Cold) Reset Initialization Sequence	64
7.9.2	Warm Reset Initialization Sequence	65
7.9.3	Power-On Reset Voltages	66

7.9.4	Design Dependence of T PUFT and T WRFT	67
7.9.5	Cold Reset to Fabric and I/Os (Low Speed) Functional	67
7.9.6	Warm Reset to Fabric and I/Os (Low Speed) Functional	67
7.9.7	Miscellaneous Initialization Parameters	67
7.9.8	I/O Calibration	68
7.10	Dedicated Pins	69
7.10.1	JTAG Switching Characteristics	69
7.10.2	SPI Switching Characteristics	69
7.10.3	SmartDebug Probe Switching Characteristics	70
7.10.4	DEVRST_N Switching Characteristics	70
7.10.5	FF_EXIT Switching Characteristics	70
7.11	User Crypto	71
7.11.1	TeraFire 5200B Switching Characteristics	71
7.11.2	TeraFire 5200B Throughput Characteristics	71

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 1.3

Revision 1.3 was published in June 2018. The following is a summary of changes.

- The System Services section was updated. For more information, see [System Services \(see page 59\)](#).
- The Non-Volatile Characteristics section was updated. For more information, see [Non-Volatile Characteristics \(see page 51\)](#).
- The Fabric Macros section was updated. For more information, see [Fabric Macros \(see page 60\)](#).
- The Transceiver Switching Characteristics section was updated. For more information, see [Transceiver Switching Characteristics \(see page 42\)](#).

1.2 Revision 1.2

Revision 1.2 was published in June 2018. The following is a summary of changes.

- The datasheet has moved to preliminary status. Every table has been updated.

1.3 Revision 1.1

Revision 1.1 was published in August 2017. The following is a summary of changes.

- LVDS specifications changed to 1.25G. For more information, see [HSIO Maximum Input Buffer Speed](#) and [HSIO Maximum Output Buffer Speed](#).
- LVDS18, LVDS25/LVDS33, and LVDS25 specifications changed to 800 Mbps. For more information, see [I/O Standards Specifications](#).
- A note was added indicating a zeroization cycle counts as a programming cycle. For more information, see [Non-Volatile Characteristics](#).
- A note was added defining power down conditions for programming recovery conditions. For more information, see [Power-Supply Ramp Times](#).

1.4 Revision 1.0

Revision 1.0 was the first publication of this document.

2 Overview

This datasheet describes PolarFire® FPGA device characteristics with industrial temperature range (-40°C to 100°C T_{j}) and extended commercial temperature range (0°C to 100°C T_{j}). The devices are provided with a standard speed grade (STD) and a -1 speed grade with higher performance. The FPGA core supply V_{DD} can operate at 1.0 V for lower-power or 1.05 V for higher performance. Similarly, the transceiver core supply V_{DDA} can also operate at 1.0 V or 1.05 V. Users select the core operating voltage while creating the Libero project.

3 References

The following documents are recommended references. For more information about PolarFire static and dynamic power data, see the [PolarFire Power Estimator Spreadsheet](#).

- [PO0137](#): PolarFire FPGA Product Overview
- [ER0217](#): PolarFire FPGA Pre-Production Device Errata
- [UG0722](#): PolarFire FPGA Packaging and Pin Descriptions Users Guide
- [UG0726](#): PolarFire FPGA Board Design User Guide
- [UG0686](#): PolarFire FPGA User I/O User Guide
- [UG0680](#): PolarFire FPGA Fabric User Guide
- [UG0714](#): PolarFire FPGA Programming User Guide
- [UG0684](#): PolarFire FPGA Clocking Resources User Guide
- [UG0687](#): PolarFire FPGA 1G Ethernet Solutions User Guide
- [UG0727](#): PolarFire FPGA 10G Ethernet Solutions User Guide
- [UG0748](#): PolarFire FPGA Low Power User Guide
- [UG0676](#): PolarFire FPGA DDR Memory Controller User Guide
- [UG0743](#): PolarFire FPGA Debugging User Guide
- [UG0725](#): PolarFire FPGA Device Power-Up and Resets User Guide
- [UG0677](#): PolarFire FPGA Transceiver User Guide
- [UG0685](#): PolarFire FPGA PCI Express User Guide
- [UG0753](#): PolarFire FPGA Security User Guide
- [UG0752](#): PolarFire FPGA Power Estimator User Guide

4 Device Offering

The following table lists the PolarFire FPGA device options using the MPF300T as an example. The MPF100T, MPF200T, and MPF500T device densities have identical offerings.

Table 1 • PolarFire FPGA Device Options

Device Options	Extended Commercial 0 °C–100 °C	Industrial –40 °C–100 °C	STD	–1	Transceivers	Lower Static Power L	Data Security S
MPF300T	Yes	Yes	Yes	Yes	Yes		
MPF300TL	Yes	Yes	Yes		Yes	Yes	
MPF300TS		Yes	Yes	Yes	Yes		Yes
MPF300TLS		Yes	Yes		Yes	Yes	Yes

5 Silicon Status

There are three silicon status levels:

- **Advanced**—initial estimated information based on simulations
- **Preliminary**—information based on simulation and/or initial characterization
- **Production**—final production silicon data

The following table shows the status of the PolarFire FPGA device.

Table 2 • PolarFire FPGA Silicon Status

Device	Silicon Status
MPF100T, TL, TS, TLS	Preliminary
MPF200T, TL, TS, TLS	Preliminary
MPF300T, TL, TS, TLS	Preliminary
MPF500T, TL, TS, TLS	Preliminary

6 DC Characteristics

This section lists the DC characteristics of the PolarFire FPGA device.

6.1 Absolute Maximum Rating

The following table lists the absolute maximum ratings for PolarFire devices.

Table 3 • Absolute Maximum Rating

Parameter	Symbol	Min	Max	Unit
FPGA core power supply	V _{DD}	-0.5	1.13	V
Transceiver Tx and Rx lanes supply	V _{DDA}	-0.5	1.13	V
Programming and HSIO receiver supply	V _{DD18}	-0.5	2.0	V
FPGA core and FPGA PLL high-voltage supply	V _{DD25}	-0.5	2.7	V
Transceiver PLL high-voltage supply	V _{DDA25}	-0.5	2.7	V
Transceiver reference clock supply	V _{DD_XCVR_CLK}	-0.5	3.6	V
Global V _{REF} for transceiver reference clocks	XCVR _{VREF}	-0.5	3.6	V
HSIO DC I/O supply ²	V _{DDIX}	-0.5	2.0	V
GPIO DC I/O supply ²	V _{DDIX}	-0.5	3.6	V
Dedicated I/O DC supply for JTAG and SPI	V _{DDI3}	-0.5	3.6	V
GPIO auxiliary power supply for I/O bank x ²	V _{DDAUXx}	-0.5	3.6	V
Maximum DC input voltage on GPIO	V _{IN}	-0.5	3.8	V
Maximum DC input voltage on HSIO	V _{IN}	-0.5	2.2	V
Transceiver Receiver absolute input voltage	Transceiver V _{IN}	-0.5	1.26	V
Transceiver Reference clock absolute input voltage	Transceiver REFCLK V _{IN}	-0.5	3.6	V
Storage temperature (ambient) ¹	T _{STG}	-65	150	°C
Junction temperature ¹	T _J	-55	135	°C
Maximum soldering temperature RoHS	T _{SOLROHS}		260	°C
Maximum soldering temperature leaded	T _{SOLPB}		220	°C

1. See [FPGA Programming Cycles vs Retention Characteristics](#) for retention time vs. temperature. The total time used in calculating the device retention includes storage time and the device stored temperature.
2. The power supplies for a given I/O bank x are shown as V_{DDIX} and V_{DDAUXx}.

6.2 Recommended Operating Conditions

The following table lists the recommended operating conditions.

Table 4 • Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
FPGA core supply at 1.0 V mode ¹	V _{DD}	0.97	1.00	1.03	V
FPGA core supply at 1.05 V mode ¹	V _{DD}	1.02	1.05	1.08	V
Transceiver TX and RX lanes supply at 1.0 V mode (when all lane rates are 10.3125 Gbps or less) ¹	V _{DDA}	0.97	1.00	1.03	V

Parameter	Symbol	Min	Typ	Max	Unit
Transceiver TX and RX lanes supply at 1.05 V mode (when any lane rate is greater than 10.3125 Gbps) ¹	V _{DDA}	1.02	1.05	1.08	V
Programming and HSIO receiver supply	V _{DD18}	1.71	1.80	1.89	V
FPGA core and FPGA PLL high-voltage supply	V _{DD25}	2.425	2.50	2.575	V
Transceiver PLL high-voltage supply	V _{DDA25}	2.425	2.50	2.575	V
Transceiver reference clock supply –3.3 V nominal	V _{DD_XCVR_CLK}	3.135	3.3	3.465	V
Transceiver reference clock supply –2.5 V nominal	V _{DD_XCVR_CLK}	2.375	2.5	2.625	V
Global V _{REF} for transceiver reference clocks ³	XCVR _{VREF}	Ground		V _{DD_XCVR_CLK}	V
HSIO DC I/O supply. Allowed nominal options: 1.2 V, 1.35 V, 1.5 V, and 1.8 V ⁴	V _{DDIx}	1.14	Various	1.89	V
GPIO DC I/O supply. Allowed nominal options: 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V ^{2,4}	V _{DDIx}	1.14	Various	3.465	V
Dedicated I/O DC supply for JTAG and SPI (GPIO Bank 3). Allowed nominal options: 1.8 V, 2.5 V, and 3.3 V	V _{DDI3}	1.71	Various	3.465	V
GPIO auxiliary supply for I/O bank x with V _{DDIx} = 3.3 V nominal ^{2,4}	V _{DDAUXx}	3.135	3.3	3.465	V
GPIO auxiliary supply for I/O bank x with V _{DDIx} = 2.5 V nominal or lower ^{2,4}	V _{DDAUXx}	2.375	2.5	2.625	V
Extended commercial temperature range	T _J	0		100	°C
Industrial temperature range	T _J	-40		100	°C
Extended commercial programming temperature range	T _{PRG}	0		100	°C
Industrial programming temperature range	T _{PRG}	-40		100	°C

1. V_{DD} and V_{DDA} can independently operate at 1.0 V or 1.05 V nominal. These supplies are not dynamically adjustable.
2. For GPIO buffers where I/O bank is designated as bank number, if V_{DDIx} is 2.5 V nominal or 3.3 V nominal, V_{DDAUXx} must be connected to the V_{DDIx} supply for that bank. If V_{DDIx} for a given GPIO bank is <2.5 V nominal, V_{DDAUXx} per I/O bank must be powered at 2.5 V nominal.
3. XCVR_{VREF} globally sets the reference voltage of the transceiver's single-ended reference clock input buffers. It is typically near V_{DD_XCVR_CLK}/2 V but is allowed in the specified range.
4. The power supplies for a given I/O bank x are shown as V_{DDIx} and V_{DDAUXx}.

6.2.1 DC Characteristics over Recommended Operating Conditions

The following table lists the DC characteristics over recommended operating conditions.

Table 5 • DC Characteristics over Recommended Operating Conditions

Parameter	Symbol	Min	Max	Unit	Condition
Input pin capacitance ¹	C _{IN} (dedicated GPIO)	5.6		pf	
	C _{IN} (GPIO)	5.6		pf	
	C _{IN} (HSIO)	2.8		pf	
Input or output leakage current per pin	I _L (GPIO)	10		µA	I/O disabled, high – Z
	I _L (HSIO)	10		µA	I/O disabled, high – Z
Input rise time (10%–90% of V _{DDI_x}) ^{2, 3, 4}	T _{RISE}	0.66	2.64	ns	V _{DDI_x} = 3.3 V
		0.50	2.00	ns	V _{DDI_x} = 2.5 V
		0.36	1.44	ns	V _{DDI_x} = 1.8 V
		0.30	1.20	ns	V _{DDI_x} = 1.5 V
		0.24	0.96	ns	V _{DDI_x} = 1.2 V
Input fall time (90%–10% of V _{DDI_x}) ^{2, 3, 4}	T _{FALL}	0.66	2.64	ns	V _{DDI_x} = 3.3 V
		0.50	2.00	ns	V _{DDI_x} = 2.5 V
		0.36	1.44	ns	V _{DDI_x} = 1.8 V
		0.30	1.20	ns	V _{DDI_x} = 1.5 V
		0.24	0.96	ns	V _{DDI_x} = 1.2 V
Pad pull-up when V _{IN} = 0 ⁵	I _{PU}	137	220	µA	V _{DDI_x} = 3.3 V
Pad pull-up when V _{IN} = 0 ⁵		102	166	µA	V _{DDI_x} = 2.5 V
Pad pull-up when V _{IN} = 0		68	115	µA	V _{DDI_x} = 1.8 V
Pad pull-up when V _{IN} = 0		51	88	µA	V _{DDI_x} = 1.5 V
Pad pull-up when V _{IN} = 0 ⁶		29	73	µA	V _{DDI_x} = 1.35 V
Pad pull-up when V _{IN} = 0		16	46	µA	V _{DDI_x} = 1.2 V
Pad pull-down when V _{IN} = 3.3 V ⁵	I _{PD}	65	187	µA	V _{DDI_x} = 3.3 V
Pad pull-down when V _{IN} = 2.5 V ⁵		63	160	µA	V _{DDI_x} = 2.5 V
Pad pull-down when V _{IN} = 1.8 V		60	117	µA	V _{DDI_x} = 1.8 V
Pad pull-down when V _{IN} = 1.5 V		57	95	µA	V _{DDI_x} = 1.5 V
Pad pull-down when V _{IN} = 1.35 V		52	86	µA	V _{DDI_x} = 1.35 V
Pad pull-down when V _{IN} = 1.2 V		47	79	µA	V _{DDI_x} = 1.2 V

1. Represents the die input capacitance at the pad not the package.
2. Voltage ramp must be monotonic.
3. Numbers based on rail-to-rail input signal swing and minimum 1 V/ns and maximum 4 V/ns. These are to be used for input delay measurement consistency.
4. I/O signal standards with smaller than rail-to-rail input swings can use a nominal value of 200 ps 20%–80% of swing and maximum value of 500 ps 20%–80% of swing.
5. GPIO only.

6.2.2 Maximum Allowed Overshoot and Undershoot

During transitions, input signals may overshoot and undershoot the voltage shown in the following table. Input currents must be limited to less than 100 mA per latch-up specifications.

The maximum overshoot duration is specified as a high-time percentage over the lifetime of the device. A DC signal is equivalent to 100% of the duty-cycle.

The following table shows the maximum AC input voltage (V_{IN}) overshoot duration for HSIO.

Table 6 • Maximum Overshoot During Transitions for HSIO

AC (V_{IN}) Overshoot Duration as % at $T_J = 100^\circ\text{C}$	Condition (V)
100	1.8
100	1.85
100	1.9
100	1.95
100	2
100	2.05
100	2.1
100	2.15
100	2.2
90	2.25
30	2.3
7.5	2.35
1.9	2.4

Note: Overshoot level is for VDDI at 1.8 V.

The following table shows the maximum AC input voltage (V_{IN}) undershoot duration for HSIO.

Table 7 • Maximum Undershoot During Transitions for HSIO

AC (V_{IN}) Undershoot Duration as % at $T_J = 100^\circ\text{C}$	Condition (V)
100	-0.05
100	-0.1
100	-0.15
100	-0.2
100	-0.25
100	-0.3
100	-0.35
100	-0.4
44	-0.45
14	-0.5
4.8	-0.55
1.6	-0.6

The following table shows the maximum AC input voltage (V_{IN}) overshoot duration for GPIO.

Table 8 • Maximum Overshoot During Transitions for GPIO

AC (V_{IN}) Overshoot Duration as % at $T_J = 100^\circ C$	Condition (V)
100	3.8
100	3.85
100	3.9
100	3.95
70	4
50	4.05
33	4.1
22	4.15
14	4.2
9.8	4.25
6.5	4.3
4.4	4.35
3	4.4
2	4.45
1.4	4.5
0.9	4.55
0.6	4.6

Note: Overshoot level is for V_{DDI} at 3.3 V.

The following table shows the maximum AC input voltage (V_{IN}) undershoot duration for GPIO.

Table 9 • Maximum Undershoot During Transitions for GPIO

AC (V_{IN}) Undershoot Duration as % at $T_J = 100^\circ C$	Condition (V)
100	-0.5
100	-0.55
100	-0.6
100	-0.65
100	-0.7
100	-0.75
100	-0.8
100	-0.85
100	-0.9
100	-0.95
100	-1
100	-1.05
100	-1.1
100	-1.15
100	-1.2
69	-1.25
45	-1.3

6.2.2.1 Power-Supply Ramp Times

The following table shows the allowable power-up ramp times. Times shown correspond to the ramp of the supply from 0 V to the minimum recommended voltage as specified in the section [Recommended Operating Conditions \(see page 6\)](#). All supplies must rise and fall monotonically.

Table 10 • Power-Supply Ramp Times

Parameter	Symbol	Min	Max	Unit
FPGA core supply	V _{DD}	0.2	50	ms
Transceiver core supply	V _{DDA}	0.2	50	ms
Must connect to 1.8 V supply	V _{DD18}	0.2	50	ms
Must connect to 2.5 V supply	V _{DD25}	0.2	50	ms
Must connect to 2.5 V supply	V _{DDA25}	0.2	50	ms
HSIO bank I/O power supplies	V _{DD[0,1,6,7]}	0.2	50	ms
GPIO bank I/O power supplies	V _{DD[2,4,5]}	0.2	50	ms
Bank 3 dedicated I/O buffers (GPIO)	V _{DDI3}	0.2	50	ms
GPIO bank auxiliary power supplies	V _{DDAUX[2,4,5]}	0.2	50	ms
Transceiver reference clock supply	V _{DD_XCVR_CLK}	0.2	50	ms
Global V _{REF} for transceiver reference clocks	XCVRV _{REF}	0.2	50	ms

Note: For proper operation of programming recovery mode, if a VDD supply brownout occurs during programming, a minimum supply ramp down time for only the VDD supply is recommended to be 10 ms or longer by using a programmable regulator or on-board capacitors.

6.2.2.2 Hot Socketing

The following table lists the hot-socketing DC characteristics over recommended operating conditions.

Table 11 • Hot Socketing DC Characteristics over Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Current per transceiver Rx input pin (P or N single-ended) ^{1,2}	XCVRRX_HS			±4	mA	V _{DDA} = 0 V
Current per transceiver Tx output pin (P or N single-ended) ³	XCVRTX_HS			±10	mA	V _{DDA} = 0 V
Current per transceiver reference clock input pin (P or N single-ended) ⁴	XCVRREF_HS			±1	mA	V _{DD_XCVR_CLK} = 0 V
Current per GPIO pin (P or N single-ended) ⁵	I _{GPIO_HS}			±1	mA	V _{DDIx} = 0 V
Current per HSIO pin (P or N single-ended)						Hot socketing is not supported in HSIO.

1. Assumes that the device is powered-down, all supplies are grounded, AC-coupled interface, and input pin pairs are driven by a CML driver at the maximum amplitude (1 V pk-pk) that is toggling at any rate with PRBS7 data.
2. Each P and N transceiver input has less than the specified maximum input current.
3. Each P and N transceiver output is connected to a 40 Ω resistor (50 Ω CML termination – 20% tolerance) to the maximum allowed output voltage (V_{DDAmax} + 0.3 V = 1.4 V) through an AC-coupling capacitor with all PolarFire device supplies grounded. This shows the current for a worst-case DC coupled interface. As an AC-coupled interface, the output signal will settle at ground and no hot socket current will be seen.
4. V_{DD_XCVR_CLK} is powered down and the device is driven to $-0.3 \text{ V} < V_{IN} < V_{DD_XCVR_CLK}$.
5. V_{DDIx} is powered down and the device is driven to $-0.3 \text{ V} < V_{IN} < \text{GPIO } V_{DDImax}$.

Note: The following dedicated pins do not support hot socketing: TMS, TDI, TRSTB, DEVRST_N, and FF_EXIT_N. Weak pull-up (as specified in GPIO) is always enabled.

6.3 Input and Output

The following section describes:

- DC I/O levels
- Differential and complementary differential DC I/O levels
- HSIO and GPIO on-die termination specifications
- LVDS specifications

6.3.1 DC Input and Output Levels

The following tables list the DC I/O levels.

Table 12 • DC Input Levels

I/O Standard	V _{DDI} Min (V)	V _{DDI} Typ (V)	V _{DDI} Max (V)	V _{IL} Min (V)	V _{IL} Max (V)	V _{IH} Min (V)	V _{IH} ¹ Max (V)
PCI	3.15	3.3	3.45	-0.3	0.3 x V _{DDI}	0.5 x V _{DDI}	3.45
LVTTL	3.15	3.3	3.45	-0.3	0.8	2	3.45
LVCMOS33	3.15	3.3	3.45	-0.3	0.8	2	3.45
LVCMOS25	2.375	2.5	2.625	-0.3	0.7	1.7	2.625
LVCMOS18	1.71	1.8	1.89	-0.3	0.35 x V _{DDI}	0.65 x V _{DDI}	1.89
LVCMOS15	1.425	1.5	1.575	-0.3	0.35 x V _{DDI}	0.65 x V _{DDI}	1.575
LVCMOS12	1.14	1.2	1.26	-0.3	0.35 x V _{DDI}	0.65 x V _{DDI}	1.26
SSTL25I ²	2.375	2.5	2.625	-0.3	V _{REF} - 0.15	V _{REF} + 0.15	2.625
SSTL25II ²	2.375	2.5	2.625	-0.3	V _{REF} - 0.15	V _{REF} + 0.15	2.625
SSTL18I ²	1.71	1.8	1.89	-0.3	V _{REF} - 0.125	V _{REF} + 0.125	1.89
SSTL18II ²	1.71	1.8	1.89	-0.3	V _{REF} - 0.125	V _{REF} + 0.125	1.89
SSTL15I	1.425	1.5	1.575	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	1.575
SSTL15II	1.425	1.5	1.575	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	1.575

I/O Standard	V _{DDI} Min (V)	V _{DDI} Typ (V)	V _{DDI} Max (V)	V _{IL} Min (V)	V _{IL} Max (V)	V _{IH} Min (V)	V _{IH} ¹ Max (V)
SSTL135I	1.283	1.35	1.418	-0.3	V _{REF} - 0.09	V _{REF} + 0.09	1.418
SSTL135II	1.283	1.35	1.418	-0.3	V _{REF} - 0.09	V _{REF} + 0.09	1.418
HSTL15I	1.425	1.5	1.575	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	1.575
HSTL15II	1.425	1.5	1.575	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	1.575
HSTL135I	1.283	1.35	1.418	-0.3	V _{REF} - 0.09	V _{REF} + 0.09	1.418
HSTL135II	1.283	1.35	1.418	-0.3	V _{REF} - 0.09	V _{REF} + 0.09	1.418
HSTL12I	1.14	1.2	1.26	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	1.26
HSTL12II	1.14	1.2	1.26	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	1.26
HSUL18I	1.71	1.8	1.89	-0.3	0.3 x V _{DDI}	0.7 x V _{DDI}	1.89
HSUL18II	1.71	1.8	1.89	-0.3	0.3 x V _{DDI}	0.7 x V _{DDI}	1.89
HSUL12I	1.14	1.2	1.26	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	1.26
POD12I	1.14	1.2	1.26	-0.3	V _{REF} - 0.08	V _{REF} + 0.08	1.26
POD12II	1.14	1.2	1.26	-0.3	V _{REF} - 0.08	V _{REF} + 0.08	1.26

1. GPIO V_{IH} max is 3.45 V with PCI clamp diode turned off regardless of mode, that is, over-voltage tolerant.

2. For external stub-series resistance. This resistance is on-die for GPIO.

Note: 3.3 V and 2.5 V are only supported in GPIO banks.

Table 13 • DC Output Levels

I/O Standard	V _{DDI} Min (V)	V _{DDI} Typ (V)	V _{DDI} Max (V)	V _{OL} Min (V)	V _{OL} Max (V)	V _{OH} Min (V)	V _{OH} Max (V)	I _{OL^{2,6}} mA	I _{OH^{2,6}} mA
PCI ¹	3.15	3.3	3.45		0.1 x V _{DDI}	0.9 x V _{DDI}		1.5	0.5
LVTTL	3.15	3.3	3.45		0.4	2.4			
LVCMOS33	3.15	3.3	3.45		0.4	V _{DDI} — 0.4			
LVCMOS25	2.375	2.5	2.625		0.4	V _{DDI} — 0.4			
LVCMOS18	1.71	1.8	1.89		0.45	V _{DDI} — 0.45			
LVCMOS15	1.425	1.5	1.575		0.25 x V _{DDI}	0.75 x V _{DDI}			
LVCMOS12	1.14	1.2	1.26		0.25 x V _{DDI}	0.75 x V _{DDI}			
SSTL25I ³	2.375	2.5	2.625		V _{TT} — 0.608	V _{TT} + 0.608	8.1	8.1	
SSTL25II ³	2.375	2.5	2.625		V _{TT} — 0.810	V _{TT} + 0.810	16.2	16.2	
SSTL18I ³	1.71	1.8	1.89		V _{TT} — 0.603	V _{TT} + 0.603	6.7	6.7	
SSTL18II ³	1.71	1.8	1.89		V _{TT} — 0.603	V _{TT} + 0.603	13.4	13.4	
SSTL15I ⁴	1.425	1.5	1.575		0.2 x V _{DDI}	0.8 x V _{DDI}	V _{OL} /40 (V _{DDI} – V _{OH}) /40		
SSTL15II ⁴	1.425	1.5	1.575		0.2 x V _{DDI}	0.8 x V _{DDI}	V _{OL} /34 (V _{DDI} – V _{OH}) /34		
SSTL135I ⁴	1.283	1.35	1.418		0.2 x V _{DDI}	0.8 x V _{DDI}	V _{OL} /40 (V _{DDI} – V _{OH}) /40		
SSTL135II ⁴	1.283	1.35	1.418		0.2 x V _{DDI}	0.8 x V _{DDI}	V _{OL} /34 (V _{DDI} – V _{OH}) /34		
HSTL15I	1.425	1.5	1.575		0.4	V _{DDI} — 0.4	8	8	
HSTL15II	1.425	1.5	1.575		0.4	V _{DDI} — 0.4	16	16	

I/O Standard	V _{DDI} Min (V)	V _{DDI} Typ (V)	V _{DDI} Max (V)	V _{OL} Min (V)	V _{OL} Max (V)	V _{OH} Min (V)	V _{OH} Max (V)	I _{OL} ^{2,6} mA	I _{OH} ^{2,6} mA
HSTL135I ⁴	1.283	1.35	1.418	0.2 x V _{DDI}	0.8 x V _{DDI}			V _{OL} /50 /50	(V _{DDI} – V _{OH}) /50
HSTL135II ⁴	1.283	1.35	1.418	0.2 x V _{DDI}	0.8 x V _{DDI}			V _{OL} /25 /25	(V _{DDI} – V _{OH}) /25
HSTL12I ⁴	1.14	1.2	1.26	0.1 x V _{DDI}	0.9 x V _{DDI}			V _{OL} /50 /50	(V _{DDI} – V _{OH}) /50
HSTL12II ⁴	1.14	1.2	1.26	0.1 x V _{DDI}	0.9 x V _{DDI}			V _{OL} /25 /25	(V _{DDI} – V _{OH}) /25
HSUL18I ⁴	1.71	1.8	1.89	0.1 x V _{DDI}	0.9 x V _{DDI}			V _{OL} /55 /55	(V _{DDI} – V _{OH}) /55
HSUL18II ⁴	1.71	1.8	1.89	0.1 x V _{DDI}	0.9 x V _{DDI}			V _{OL} /25 /25	(V _{DDI} – V _{OH}) /25
HSUL12I ⁴	1.14	1.2	1.26	0.1 x V _{DDI}	0.9 x V _{DDI}			V _{OL} /40 /40	(V _{DDI} – V _{OH}) /40
POD12I ^{4,5}	1.14	1.2	1.26	0.5 x V _{DDI}				V _{OL} /48 /48	(V _{DDI} – V _{OH}) /48
POD12II ^{4,5}	1.14	1.2	1.26	0.5 x V _{DDI}				V _{OL} /34 /34	(V _{DDI} – V _{OH}) /34

1. Drive strengths per PCI specification V/I curves.
2. Refer to [UG0686: PolarFire FPGA User I/O User Guide](#) for details on supported drive strengths.
3. For external stub-series resistance. This resistance is on-die for GPIO.
4. I_{OL}/I_{OH} units for impedance standards in amps (not mA).
5. V_{OH}_MAX based on external pull-up termination (pseudo-open drain).
6. The total DC sink/source current of all IOs within a lane is limited as follows:
 - a. HSIO lane: 120 mA per 12 IO buffers.
 - b. GPIO lane: 160 mA per 12 IO buffers.

Note: 3.3 V and 2.5 V are only supported in GPIO banks.

6.3.2 Differential DC Input and Output Levels

The follow tables list the differential DC I/O levels.

Table 14 • Differential DC Input Levels

I/O Standard	Bank Type	VICM RANGE Libero Setting	V _{ICM} ^{1,3} Min (V)	V _{ICM} ^{1,3} Typ (V)	V _{ICM} ^{1,3} Max (V)	V _{ID} ² Min (V)	V _{ID} Typ (V)	V _{ID} Max (V)
LVDS33	GPIO	Mid (default)	0.6	1.25	2.35	0.1	0.35	0.6
		Low	0.05	0.4	0.8	0.1	0.35	0.6
LVDS25	GPIO	Mid (default)	0.6	1.25	2.35	0.1	0.35	0.6
		Low	0.05	0.4	0.8	0.1	0.35	0.6
LVDS18 ⁴	GPIO	Mid (default)	0.6	1.25	1.65	0.1	0.35	0.6

I/O Standard	Bank Type	VICM RANGE Libero Setting	V _{ICM^{1,3}} Min (V)	V _{ICM^{1,3}} Typ (V)	V _{ICM^{1,3}} Max (V)	V _{ID²} Min (V)	V _{ID} Typ (V)	V _{ID} Max (V)
LVDS18	HSIO	Low	0.05	0.4	0.8	0.1	0.35	0.6
		Mid (default)	0.6	1.25	1.65	0.1	0.35	0.6
LCMDS33	GPIO	Low	0.05	0.4	0.8	0.1	0.35	0.6
		Mid (default)	0.6	1.25	2.35	0.1	0.35	0.6
LCMDS18	HSIO	Low	0.05	0.4	0.8	0.1	0.35	0.6
		Mid (default)	0.6	1.25	1.65	0.1	0.35	0.6
LCMDS25	GPIO	Low	0.05	0.4	0.8	0.1	0.35	0.6
		Mid (default)	0.6	1.25	2.35	0.1	0.35	0.6
RSDS33	GPIO	Low	0.05	0.4	0.8	0.1	0.2	0.6
		Mid (default)	0.6	1.25	2.35	0.1	0.2	0.6
RSDS25	GPIO	Low	0.05	0.4	0.8	0.1	0.2	0.6
		Mid (default)	0.6	1.25	2.35	0.1	0.2	0.6
RSDS18 ⁵	HSIO	Low	0.05	0.4	0.8	0.1	0.2	0.6
		Mid (default)	0.6	1.25	1.65	0.1	0.2	0.6
MINILVDS33	GPIO	Low	0.05	0.4	0.8	0.1	0.3	0.6
		Mid (default)	0.6	1.25	2.35	0.1	0.3	0.6
MINILVDS25	GPIO	Low	0.05	0.4	0.8	0.1	0.3	0.6
		Mid (default)	0.6	1.25	2.35	0.1	0.3	0.6
MINILVDS18 ⁵	HSIO	Low	0.05	0.4	0.8	0.1	0.3	0.6
		Mid (default)	0.6	1.25	1.65	0.1	0.3	0.6
SUBLVDS33	GPIO	Low	0.05	0.4	0.8	0.1	0.15	0.3
		Mid (default)	0.6	0.9	2.35	0.1	0.15	0.3
SUBLVDS25	GPIO	Low	0.05	0.4	0.8	0.1	0.15	0.3
		Mid (default)	0.6	0.9	2.35	0.1	0.15	0.3
SUBLVDS18 ⁵	HSIO	Low	0.05	0.4	0.8	0.1	0.15	0.3
		Mid (default)	0.6	0.9	1.65	0.1	0.15	0.3
PPDS33	GPIO	Low	0.05	0.4	0.8	0.1	0.2	0.6
		Mid (default)	0.6	0.8	2.35	0.1	0.2	0.6
PPDS25	GPIO	Low	0.05	0.4	0.8	0.1	0.2	0.6
		Mid (default)	0.6	0.8	2.35	0.1	0.2	0.6
PPDS18 ⁵	HSIO	Low	0.05	0.4	0.8	0.1	0.2	0.6
		Mid (default)	0.6	0.8	1.65	0.1	0.2	0.6
SLVS33 ⁶	GPIO	Low	0.05	0.2	0.8	0.1	0.2	0.3
		Mid (default)	0.6	1.25	2.35	0.1	0.2	0.3
SLVS25 ⁶	GPIO	Low	0.05	0.2	0.8	0.1	0.2	0.3
		Mid (default)	0.6	1.25	2.35	0.1	0.2	0.3
SLVS18 ⁵	HSIO	Low	0.05	0.4	0.8	0.1	0.2	0.3
		Mid (default)	0.6	1.00	1.65	0.1	0.2	0.3
HCSL33 ⁶	GPIO	Low	0.05	0.35	0.8	0.1	0.55	1.1
		Mid (default)	0.6	1.25	2.35	0.1	0.55	1.1

I/O Standard	Bank Type	VICM_RANGE Libero Setting	V _{ICM} ^{1,3} Min (V)	V _{ICM} ^{1,3} Typ (V)	V _{ICM} ^{1,3} Max (V)	V _{ID} ² Min (V)	V _{ID} Typ (V)	V _{ID} Max (V)
HCSL25 ⁶	GPIO	Mid (default)	0.6	1.25	2.35	0.1	0.55	1.1
		Low	0.05	0.35	0.8	0.1	0.55	1.1
HCSL18 ⁵	HSIO	Mid (default)	0.6	1.0	1.65	0.1	0.55	1.1
		Low	0.05	0.4	0.8	0.1	0.55	1.1
BUSLVDS25	GPIO	Mid (default)	0.6	1.25	2.35	0.05	0.1	V _{DDI}
		Low	0.05	0.4	0.8	0.05	0.1	V _{DDI}
MLVDSE25	GPIO	Mid (default)	0.6	1.25	2.35	0.05	0.35	2.4
		Low	0.05	0.4	0.8	0.05	0.35	2.4
LVPECL33	GPIO	Mid (default)	0.6	1.65	2.35	0.05	0.8	2.4
		Low	0.05	0.4	0.8	0.05	0.8	2.4
LVPECLE33	GPIO	Mid (default)	0.6	1.65	2.35	0.05	0.8	2.4
		Low	0.05	0.4	0.8	0.05	0.8	2.4
MIPI25	GPIO	Mid (default)	0.6	1.25	2.35	0.05	0.2	0.3
		Low	0.05	0.2	0.8	0.05	0.2	0.3

1. V_{ICM} is the input common mode.
2. V_{ID} is the input differential voltage.
3. V_{ICM} rules are as follows:
 - a. V_{ICM} must be less than V_{DDI} – 0.4 V;
 - b. V_{ICM} + V_{ID}/2 must be <V_{DDI} + 0.4 V;
 - c. V_{ICM} – V_{ID}/2 must be >V_{SS} – 0.3 V;
 - d. Any differential input with V_{ICM} ≤ 0.6 V requires the low common mode setting in Libero (VICM_RANGE=LOW).
4. V_{DDI} = 1.8 V, V_{DDAUX} = 2.5 V.
5. HSIO receiver only.
6. GPIO receiver only.

Table 15 • Differential DC Output Levels

I/O Standard	Bank Type	V _{O^CM} ¹ Min (V)	V _{O^CM} Typ (V)	V _{O^CM} Max (V)	V _{O^DP} ² Min (V)	V _{O^DP} ² Typ (V)	V _{O^DP} ² Max (V)
LVDS33	GPIO		1.2		0.25	0.35	0.45
LVDS25	GPIO		1.2		0.25	0.35	0.45
LCMDS33	GPIO		0.6		0.25	0.35	0.45
LCMDS25	GPIO		0.6		0.25	0.35	0.45
RSDS33	GPIO		1.2		0.17	0.2	0.23
RSDS25	GPIO		1.2		0.17	0.2	0.23
MINILVDS33	GPIO		1.2		0.3	0.4	0.6
MINILVDS25	GPIO		1.2		0.3	0.4	0.6
SUBLVDS33	GPIO		0.9		0.1	0.15	0.3
SUBLVDS25	GPIO		0.9		0.1	0.15	0.3
PPDS33	GPIO		0.8		0.17	0.2	0.23
PPDS25	GPIO		0.8		0.17	0.2	0.23
SLVSE15 ³	GPIO, HSIO		0.2		0.12	0.135	0.15
BUSLVDS25 ³	GPIO		1.25		0.24	0.262	0.272

I/O Standard	Bank Type	V _{O_{CM}} ¹ Min (V)	V _{O_{CM}} Typ (V)	V _{O_{CM}} Max (V)	V _{O_D} ² Min (V)	V _{O_D} ² Typ (V)	V _{O_D} ² Max (V)
MILVDS25 ³	GPIO		1.25		0.396	0.442	0.453
LVPECLE33 ³	GPIO		1.65		0.664	0.722	0.755
MIPIE25 ³	GPIO		0.25		0.1	0.22	0.3

1. V_{O_{CM}} is the output common mode voltage.
2. V_{O_D} is the output differential voltage.
3. Emulated output only.

6.3.3 Complementary Differential DC Input and Output Levels

The following tables list the complementary differential DC I/O levels.

Table 16 • Complementary Differential DC Input Levels

I/O Standard	V _{DDI} Min (V)	V _{DDI} Typ (V)	V _{DDI} Max (V)	V _{I_{CM}} ^{1,3} Min (V)	V _{I_{CM}} ^{1,3} Typ (V)	V _{I_{CM}} ^{1,3} Max (V)	V _{I_D} ² Min (V)	V _{I_D} Max (V)
SSTL25I	2.375	2.5	2.625	1.164	1.250	1.339	0.1	
SSTL25II	2.375	2.5	2.625	1.164	1.250	1.339	0.1	
SSTL18I	1.71	1.8	1.89	0.838	0.900	0.964	0.1	
SSTL18II	1.71	1.8	1.89	0.838	0.900	0.964	0.1	
SSTL15I	1.425	1.5	1.575	0.698	0.750	0.803	0.1	
SSTL15II	1.425	1.5	1.575	0.698	0.750	0.803	0.1	
SSTL135I	1.283	1.35	1.418	0.629	0.675	0.723	0.1	
SSTL135II	1.283	1.35	1.418	0.629	0.675	0.723	0.1	
HSTL15I	1.425	1.5	1.575	0.698	0.750	0.803	0.1	
HSTL15II	1.425	1.5	1.575	0.698	0.750	0.803	0.1	
HSTL135I	1.283	1.35	1.418	0.629	0.675	0.723	0.1	
HSTL135II	1.283	1.35	1.418	0.629	0.675	0.723	0.1	
HSTL12I	1.14	1.2	1.26	0.559	0.600	0.643	0.1	
HSUL18I	1.71	1.8	1.89	0.838	0.900	0.964	0.1	
HSUL18II	1.71	1.8	1.89	0.838	0.900	0.964	0.1	
HSUL12I	1.14	1.2	1.26	0.559	0.600	0.643	0.1	
POD12I	1.14	1.2	1.26	0.787	0.840	0.895	0.1	
POD12II	1.14	1.2	1.26	0.787	0.840	0.895	0.1	

1. V_{I_{CM}} is the input common mode voltage.
2. V_{I_D} is the input differential voltage.
3. V_{I_{CM}} rules are as follows:
 - a. V_{I_{CM}} must be less than V_{DDI} - 0.4V;
 - b. V_{I_{CM}} + V_{I_D}/2 must be < V_{DDI} + 0.4 V;
 - c. V_{I_{CM}} - V_{I_D}/2 must be > V_{SS} - 0.3 V.

Table 17 • Complementary Differential DC Output Levels

I/O Standard	V _{DDI} Min (V)	V _{DDI} Typ (V)	V _{DDI} Max (V)	V _{OL} Min (V)	V _{OL} Max (V)	V _{OH} ^{1,3} Min (V)	I _{OL} ² Min (mA)	I _{OH} ² Min (mA)
SSTL25I	2.375	2.5	2.625		V _{TT} – 0.608	V _{TT} + 0.608	8.1	8.1
SSTL25II	2.375	2.5	2.625		V _{TT} – 0.810	V _{TT} + 0.810	16.2	16.2
SSTL18I	1.71	1.8	1.89		V _{TT} – 0.603	V _{TT} + 0.603	6.7	6.7
SSTL18II	1.71	1.8	1.89		V _{TT} – 0.603	V _{TT} + 0.603	13.4	13.4
SSTL15I ⁴	1.425	1.5	1.575		0.2 × V _{DDI}	0.8 × V _{DDI}	V _{OL} /40	(V _{DDI} – V _{OH})/40
SSTL15II ⁴	1.425	1.5	1.575		0.2 × V _{DDI}	0.8 × V _{DDI}	V _{OL} /34	(V _{DDI} – V _{OH})/34
SSTL135I ⁴	1.283	1.35	1.418		0.2 × V _{DDI}	0.8 × V _{DDI}	V _{OL} /40	(V _{DDI} – V _{OH})/40
SSTL135II ⁴	1.283	1.35	1.418		0.2 × V _{DDI}	0.8 × V _{DDI}	V _{OL} /34	(V _{DDI} – V _{OH})/34
HSTL15I	1.425	1.5	1.575		0.4	V _{DDI} – 0.4	8	8
HSTL15II	1.425	1.5	1.575		0.4	V _{DDI} – 0.4	16	16
HSTL135I ⁴	1.283	1.35	1.418		0.2 × V _{DDI}	0.8 × V _{DDI}	V _{OL} /50	(V _{DDI} – V _{OH})/50
HSTL135II ⁴	1.283	1.35	1.418		0.2 × V _{DDI}	0.8 × V _{DDI}	V _{OL} /25	(V _{DDI} – V _{OH})/25
HSTL12I ⁴	1.14	1.2	1.26		0.1 × V _{DDI}	0.9 × V _{DDI}	V _{OL} /50	(V _{DDI} – V _{OH})/50
HSUL18I ⁴	1.71	1.8	1.89		0.1 × V _{DDI}	0.9 × V _{DDI}	V _{OL} /55	(V _{DDI} – V _{OH})/55
HSUL18II ⁴	1.71	1.8	1.89		0.1 × V _{DDI}	0.9 × V _{DDI}	V _{OL} /25	(V _{DDI} – V _{OH})/25
HSUL12I ⁴	1.14	1.2	1.26		0.1 × V _{DDI}	0.9 × V _{DDI}	V _{OL} /40	(V _{DDI} – V _{OH})/40
POD12I ^{3,4}	1.14	1.2	1.26		0.5 × V _{DDI}		V _{OL} /48	(V _{DDI} – V _{OH})/48
POD12II ^{3,4}	1.14	1.2	1.26		0.5 × V _{DDI}		V _{OL} /34	(V _{DDI} – V _{OH})/34

1. V_{OH} is the single-ended high-output voltage.
2. The total DC sink/source current of all IOs within a lane is limited as follows:
 - a. HSIO lane: 120 mA per 12 IO buffers.
 - b. GPIO lane: 160 mA per 12 IO buffers
3. V_{OH_MAX} based on external pull-up termination (pseudo-open drain).
4. I_{OL}/I_{OH} units for impedance standards in amps (not mA).

6.3.4 HSIO On-Die Termination

The following tables lists the on-die termination calibration accuracy specifications for HSIO bank.

Table 18 • Single-Ended Thevenin Termination (Internal Parallel Thevenin Termination)

Min (%)	Typ	Max (%)	Unit	Condition
-40	50	20	Ω	V _{DDI} = 1.8 V/1.5 V/1.35 V/1.2 V
-40	75	20	Ω	V _{DDI} = 1.8 V
-40	150	20	Ω	V _{DDI} = 1.8 V
-20	20	20	Ω	V _{DDI} = 1.5 V/1.35 V
-20	30	20	Ω	V _{DDI} = 1.5 V/1.35 V
-20	40	20	Ω	V _{DDI} = 1.5 V/1.35 V
-20	60	20	Ω	V _{DDI} = 1.5 V/1.35 V
-20	120	20	Ω	V _{DDI} = 1.5 V/1.35 V

Min (%)	Typ	Max (%)	Unit	Condition
-20	60	20	Ω	$V_{DDI} = 1.2 \text{ V}$
-20	120	20	Ω	$V_{DDI} = 1.2 \text{ V}$

Note: Thevenin impedance is calculated based on independent P and N as measured at 50% of V_{DDI} . For 50 Ω/75 Ω/150 Ω cases, nearest supported values of 40 Ω/60 Ω/120 Ω are used.

Table 19 • Single-Ended Termination to VDDI (Internal Parallel Termination to VDDI)

Min (%)	Typ	Max (%)	Unit	Condition
-20	34	20	Ω	$V_{DDI} = 1.2 \text{ V}$
-20	40	20	Ω	$V_{DDI} = 1.2 \text{ V}$
-20	48	20	Ω	$V_{DDI} = 1.2 \text{ V}$
-20	60	20	Ω	$V_{DDI} = 1.2 \text{ V}$
-20	80	20	Ω	$V_{DDI} = 1.2 \text{ V}$
-20	120	20	Ω	$V_{DDI} = 1.2 \text{ V}$
-20	240	20	Ω	$V_{DDI} = 1.2 \text{ V}$

Note: Measured at 80% of V_{DDI} .

Table 20 • Single-Ended Termination to VSS (Internal Parallel Termination to VSS)

Min (%)	Typ	Max (%)	Unit	Condition
-20	120	20	Ω	$V_{DDI} = 1.8 \text{ V}/1.5 \text{ V}$
-20	240	20	Ω	$V_{DDI} = 1.8 \text{ V}/1.5 \text{ V}$
-20	120	20	Ω	$V_{DDI} = 1.2 \text{ V}$
-20	240	20	Ω	$V_{DDI} = 1.2 \text{ V}$

Note: Measured at 50% of V_{DDI} .

6.3.5 GPIO On-Die Termination

The following table lists the on-die termination calibration accuracy specifications for GPIO bank.

Table 21 • On-Die Termination Calibration Accuracy Specifications for GPIO Bank

Parameter	Description	Min (%)	Typ	Max (%)	Unit	Condition
Differential termination ¹	Internal differential termination	-20	100	20	Ω	$V_{ICM} < 0.8 \text{ V}$
		-20	100	40	Ω	$0.6 \text{ V} < V_{ICM} < 1.65 \text{ V}$
		-20	100	80	Ω	$1.4 \text{ V} < V_{ICM}$
Single-ended thevenin termination ^{2,3}	Internal parallel thevenin termination	-40	50	20	Ω	$V_{DDI} = 1.8 \text{ V}/1.5 \text{ V}$
		-40	75	20	Ω	$V_{DDI} = 1.8 \text{ V}$
		-40	150	20	Ω	$V_{DDI} = 1.8 \text{ V}$
		-20	20	20	Ω	$V_{DDI} = 1.5 \text{ V}$
		-20	30	20	Ω	$V_{DDI} = 1.5 \text{ V}$
		-20	40	20	Ω	$V_{DDI} = 1.5 \text{ V}$
		-20	60	20	Ω	$V_{DDI} = 1.5 \text{ V}$
		-20	120	20	Ω	$V_{DDI} = 1.5 \text{ V}$

Parameter	Description	Min (%)	Typ	Max (%)	Unit	Condition
Single-ended termination to V _{ss} ^{4,5}	Internal parallel termination to V _{ss}	-20	120	20	Ω	V _{DDI} = 2.5 V/1.8 V/1.5 V/1.2 V
		-20	240	20	Ω	V _{DDI} = 2.5 V/1.8 V/1.5 V/1.2 V

1. Measured across P to N with 400 mV bias.
2. Thevenin impedance is calculated based on independent P and N as measured at 50% of V_{DDI}.
3. For 50 Ω/75 Ω/150 Ω cases, nearest supported values of 40 Ω/60 Ω/120 Ω are used.
4. Measured at 50% of V_{DDI}.
5. Supported terminations vary with the IO type regardless of V_{DDI} nominal voltage. Refer to Libero for available combinations.

7 AC Switching Characteristics

This section contains the AC switching characteristics of the PolarFire FPGA device.

7.1 I/O Standards Specifications

This section describes I/O delay measurement methodology, buffer speed, switching characteristics, digital latency, gearing training calibration, and maximum physical interface (PHY) rate for memory interface IP.

7.1.1 Input Delay Measurement Methodology Maximum PHY Rate for Memory Interface IP

The following table provides information about the methodology for input delay measurement.

Table 22 • Input Delay Measurement Methodology

Standard	Description	V_L^1	V_H^1	V_{IP}^2	V_{ICM}^2	$V_{MEAS}^{3,4}$	$V_{REF}^{1,5}$	Unit
PCI	PCIE 3.3 V	0		VDDI		VDDI/2		V
LVTTL33	LVTTL 3.3 V	0		VDDI		VDDI/2		V
LVCMOS33	LVCMOS 3.3 V	0		VDDI		VDDI/2		V
LVCMOS25	LVCMOS 2.5 V	0		VDDI		VDDI/2		V
LVCMOS18	LVCMOS 1.8 V	0		VDDI		VDDI/2		V
LVCMOS15	LVCMOS 1.5 V	0		VDDI		VDDI/2		V
LVCMOS12	LVCMOS 1.2 V	0		VDDI		VDDI/2		V
SSTL25I	SSTL 2.5 V	$V_{REF} -$	$V_{REF} +$			V_{REF}	1.25	V
	Class I	0.5	0.5					
SSTL25II	SSTL 2.5 V	$V_{REF} -$	$V_{REF} +$			V_{REF}	1.25	V
	Class II	0.5	0.5					
SSTL18I	SSTL 1.8 V	$V_{REF} -$	$V_{REF} +$			V_{REF}	0.90	V
	Class I	0.5	0.5					
SSTL18II	SSTL 1.8 V	$V_{REF} -$	$V_{REF} +$			V_{REF}	0.90	V
	Class II	0.5	0.5					
SSTL15I	SSTL 1.5 V	$V_{REF} -$	$V_{REF} +$			V_{REF}	0.75	V
	Class I	.175	.175					
SSTL15II	SSTL 1.5 V	$V_{REF} -$	$V_{REF} +$			V_{REF}	0.75	V
	Class II	.175	.175					
SSTL135I	SSTL 1.35 V	$V_{REF} -$	$V_{REF} +$			V_{REF}	0.675	V
	Class I	.16	.16					
SSTL135II	SSTL 1.35 V	$V_{REF} -$	$V_{REF} +$			V_{REF}	0.675	V
	Class II	.16	.16					
HSTL15I	HSTL 1.5 V	$V_{REF} -$	$V_{REF} +$			V_{REF}	0.75	V
	Class I	.5	.5					
HSTL15II	HSTL 1.5 V	$V_{REF} -$	$V_{REF} +$			V_{REF}	0.75	V
	Class II	.5	.5					
HSTL135I	HSTL 1.35 V	$V_{REF} -$	$V_{REF} + .$			V_{REF}	0.675	V
	Class I	0.45	45					
HSTL135II	HSTL 1.35 V	$V_{REF} -$	$V_{REF} + .$			V_{REF}	0.675	V
	Class II	.45	.45					
HSTL12	HSTL 1.2 V	$V_{REF} -$	$V_{REF} + .$			V_{REF}	0.60	V
		.4	.4					

Standard	Description	V _L ¹	V _H ¹	V _{ld} ²	V _{ICM} ²	V _{MEAS} ^{3,4}	V _{REF} ^{1,5}	Unit
HSUL18I	HSUL 1.8 V Class I	V _{REF} – 0.54	V _{REF} + 0.54			V _{REF}	0.90	V
HSUL18II	HSUL 1.8 V Class II	V _{REF} – 0.54	V _{REF} + 0.54			V _{REF}	0.90	V
HSUL12	HSUL 1.2 V	V _{REF} – .22	V _{REF} + .22			V _{REF}	0.60	V
POD12I	Pseudo open drain (POD) logic 1.2 V Class I	V _{REF} – .15	V _{REF} + .15			V _{REF}	0.84	V
POD12II	POD 1.2 V Class II	V _{REF} – .15	V _{REF} + .15			V _{REF}	0.84	V
LVDS33	Low-voltage differential signaling (LVDS) 3.3 V	V _{ICM} – .125	V _{ICM} + .125	0.250	1.250	0		V
LVDS25	LVDS 2.5 V	V _{ICM} – .125	V _{ICM} + .125	0.250	1.250	0		V
LVDS18	LVDS 1.8 V	V _{ICM} – .125	V _{ICM} + .125	0.250	0.900	0		V
RSDS33	RSDS 3.3 V	V _{ICM} – .125	V _{ICM} + .125	0.250	1.250	0		V
RSDS25	RSDS 2.5 V	V _{ICM} – .125	V _{ICM} + .125	0.250	1.250	0		V
RSDS18	RSDS 1.8 V	V _{ICM} – .125	V _{ICM} + .125	0.250	1.250	0		V
MINILVDS33	Mini-LVDS 3.3 V	V _{ICM} – .125	V _{ICM} + .125	0.250	1.250	0		V
MINILVDS25	Mini-LVDS 2.5 V	V _{ICM} – .125	V _{ICM} + .125	0.250	1.250	0		V
MINILVDS18	Mini-LVDS 1.8 V	V _{ICM} – .125	V _{ICM} + .125	0.250	1.250	0		V
SUBLVDS33	Sub-LVDS 3.3 V	V _{ICM} – .125	V _{ICM} + .125	0.250	0.900	0		V
SUBLVDS25	Sub-LVDS 2.5 V	V _{ICM} – .125	V _{ICM} + .125	0.250	0.900	0		V
SUBLVDS18	Sub-LVDS 1.8 V	V _{ICM} – .125	V _{ICM} + .125	0.250	0.900	0		V
PPDS33	Point-to-point differential signaling 3.3 V	V _{ICM} – .125	V _{ICM} + .125	0.250	0.800	0		V
PPDS25	PPDS 2.5 V	V _{ICM} – .125	V _{ICM} + .125	0.250	0.800	0		V
PPDS18	PPDS 1.8 V	V _{ICM} – .125	V _{ICM} + .125	0.250	0.800	0		V
SLVS33	Scalable low- voltage signaling 3.3 V	V _{ICM} – .125	V _{ICM} + .125	0.250	0.200	0		V

Standard	Description	V _L ¹	V _H ¹	V _{ID} ²	V _{ICM} ²	V _{MEAS} ^{3,4}	V _{REF} ^{1,5}	Unit
SLVS25	SLVS 2.5 V	V _{ICM} – .125	V _{ICM} + .125	0.250	0.200	0		V
SLVS18	SLVS 1.8 V	V _{ICM} – .125	V _{ICM} + .125	0.250	0.200	0		V
HCSL33	High-speed current steering logic (HCSL) 3.3 V	V _{ICM} – .125	V _{ICM} + .125	0.250	0.350	0		V
HCSL25	HCSL 2.5 V	V _{ICM} – .125	V _{ICM} + .125	0.250	0.350	0		V
HCSL18	HCSL 1.8 V	V _{ICM} – .125	V _{ICM} + .125	0.250	0.350	0		V
BLVDSE25 ⁶	Bus LVDS 2.5 V	V _{ICM} – .125	V _{ICM} + .125	0.250	1.250	0		V
MLVDSE25 ⁶	Multipoint LVDS 2.5 V	V _{ICM} – .125	V _{ICM} + .125	0.250	1.250	0		V
LVPECL33	Low-voltage positive emitter coupled logic	V _{ICM} – .125	V _{ICM} + .125	0.250	1.650	0		V
LVPECLE33 ⁶	Low-voltage positive emitter coupled logic	V _{ICM} – .125	V _{ICM} + .125	0.250	1.650	0		V
SSTL25I	Differential SSTL 2.5 V Class I	V _{ICM} – .125	V _{ICM} + .125	0.250	1.250	0		V
SSTL25II	Differential SSTL 2.5 V Class II	V _{ICM} – .125	V _{ICM} + .125	0.250	1.250	0		V
SSTL18I	Differential SSTL 1.8 V Class I	V _{ICM} – .125	V _{ICM} + .125	0.250	0.900	0		V
SSTL18II	Differential SSTL 1.8 V Class II	V _{ICM} – .125	V _{ICM} + .125	0.250	0.900	0		V
SSTL15	Differential SSTL 1.5 V Class I	V _{ICM} – .125	V _{ICM} + .125	0.250	0.750	0		V
SSTL135	Differential SSTL 1.5 V Class II	V _{ICM} – .125	V _{ICM} + .125	0.250	0.750	0		V
HSTL15I	Differential HSTL 1.5 V Class I	V _{ICM} – .125	V _{ICM} + .125	0.250	0.750	0		V
HSTL15II	Differential HSTL 1.5 V Class II	V _{ICM} – .125	V _{ICM} + .125	0.250	0.750	0		V
HSTL135I	Differential HSTL 1.35 V Class I	V _{ICM} – .125	V _{ICM} + .125	0.250	0.675	0		V

Standard	Description	V _L ¹	V _H ¹	V _{ID} ²	V _{ICM} ²	V _{MEAS} ^{3, 4}	V _{REF} ^{1, 5}	Unit
HSTL135II	Differential HSTL 1.35 V Class II	V _{ICM} – .125	V _{ICM} + .125	0.250	0.675	0		V
HSTL12	Differential HSTL 1.2 V	V _{ICM} – .125	V _{ICM} + .125	0.250	0.600	0		V
HSUL18I	Differential HSUL 1.8 V Class I	V _{ICM} – .125	V _{ICM} + .125	0.250	0.900	0		V
HSUL18II	Differential HSUL 1.8 V Class II	V _{ICM} – .125	V _{ICM} + .125	0.250	0.900	0		V
HSUL12	Differential HSUL 1.2 V	V _{ICM} – .125	V _{ICM} + .125	0.250	0.600	0		V
POD12I	Differential POD 1.2 V Class I	V _{ICM} – .125	V _{ICM} + .125	0.250	0.600	0		V
POD12II	Differential POD 1.2 V Class II	V _{ICM} – .125	V _{ICM} + .125	0.250	0.600	0		V
MIPI25	Mobile Industry Processor Interface	V _{ICM} – .125	V _{ICM} + .125	0.250	0.200	0		V

1. Measurements are made at typical, minimum, and maximum V_{REF} values. Reported delays reflect worst-case of these measurements. V_{REF} values listed are typical. Input waveform switches between V_L and V_H. All rise and fall times must be 1 V/ns.
2. Differential receiver standards all use 250 mV V_{ID} for timing. V_{CM} is different between different standards.
3. Input voltage level from which measurement starts.
4. The value given is the differential input voltage.
5. This is an input voltage reference that bears no relation to the V_{REF}/V_{MEAS} parameters found in IBIS models or shown in [Output Delay Measurement—Single-Ended Test Setup \(see page 27\)](#).
6. Emulated bi-directional interface.

7.1.2 Output Delay Measurement Methodology



The following section provides information about the methodology for output delay measurement.

Table 23 • Output Delay Measurement Methodology

Standard	Description	R _{REF} (Ω)	C _{REF} (pF)	V _{MEAS} (V)	V _{REF} (V)
PCI	PCIE 3.3 V	25	10	1.65	
LVTTL33	LVTTL 3.3 V	1M	0	1.65	
LVCMOS33	LVCMOS 3.3 V	1M	0	1.65	
LVCMOS25	LVCMOS 2.5 V	1M	0	1.25	
LVCMOS18	LVCMOS 1.8 V	1M	0	0.90	
LVCMOS15	LVCMOS 1.5 V	1M	0	0.75	
LVCMOS12	LVCMOS 1.2 V	1M	0	0.60	
SSTL25I	Stub-series terminated logic 2.5 V Class I	50	0	V _{REF}	1.25
SSTL25II	SSTL 2.5 V Class II	50	0	V _{REF}	1.25

Standard	Description	R _{REF} (Ω)	C _{REF} (pF)	V _{MEAS} (V)	V _{REF} (V)
SSTL18I	SSTL 1.8 V Class I	50	0	V _{REF}	0.9
SSTL18II	SSTL 1.8 V Class II	50	0	V _{REF}	0.9
SSTL15I	SSTL 1.5 V Class I	50	0	V _{REF}	0.75
SSTL15II	SSTL 1.5 V Class II	50	0	V _{REF}	0.75
SSTL135I	SSTL 1.35 V Class I	50	0	V _{REF}	0.675
SSTL135II	SSTL 1.35 V Class II	50	0	V _{REF}	0.675
HSTL15I	High-speed transceiver logic (HSTL) 1.5 V Class I	50	0	V _{REF}	0.75
HSTL15II	HSTL 1.5 V Class II	50	0	V _{REF}	0.75
HSTL135I	HSTL 1.35 V Class I	50	0	V _{REF}	0.675
HSTL135II	HSTL 1.35 V Class II	50	0	V _{REF}	0.675
HSTL12	HSTL 1.2 V	50	0	V _{REF}	0.6
HSUL18I	High-speed unterminated logic 1.8 V Class I	50	0	V _{REF}	0.9
HSUL18II	HSUL 1.8 V Class II	50	0	V _{REF}	0.9
HSUL12	HSUL 1.2 V	50	0	V _{REF}	0.6
POD12I	Pseudo open drain (POD) logic 1.2 V Class I	50	0	V _{REF}	0.84
POD12II	POD 1.2 V Class II	50	0	V _{REF}	0.84
LVDS33	LVDS 3.3 V	100	0	0 ¹	0
LVDS25	LVDS 2.5 V	100	0	0 ¹	0
LVDS18	LVDS 1.8 V	100	0	0 ¹	0
RSDS33	Reduced swing differential signaling 3.3 V	100	0	0 ¹	0
RSDS25	RSDS 2.5 V	100	0	0 ¹	0
RSDS18	RSDS 1.8 V	100	0	0 ¹	0
MINILVDS33	Mini-LVDS 3.3 V	100	0	0 ¹	0
MINILVDS25	Mini-LVDS 2.5 V	100	0	0 ¹	0
SUBLVDS33	Sub-LVDS 3.3 V	100	0	0 ¹	0
SUBLVDS25	Sub-LVDS 2.5 V	100	0	0 ¹	0
PPDS33	Point-to-point differential signaling 3.3 V	100	0	0 ¹	0
PPDS25	PPDS 2.5 V	100	0	0 ¹	0
BUSLVDSE25	Bus LVDS	100	0	0 ¹	0
MLVDSE25	Multipoint LVDS 2.5 V	100	0	0 ¹	0
LVPECLE33	Low-voltage positive emitter-coupled logic	100	0	0 ¹	0
MIPIE25	Mobile industry processor interface 2.5 V	100	0	0 ¹	0

1. The value given is the differential output voltage.

Figure 1 • Output Delay Measurement—Single-Ended Test Setup**Figure 2 • Output Delay Measurement—Differential Test Setup**

7.1.3 Input Buffer Speed

The following tables provide information about input buffer speed.

Table 24 • HSIO Maximum Input Buffer Speed

Standard	STD	-1	Unit
LVDS18	1250	1250	Mbps
RSDS18	800	800	Mbps
MINILVDS18	800	800	Mbps
SUBLVDS18	800	800	Mbps
PPDS18	800	800	Mbps
SLVS18	800	800	Mbps
SSTL18I	800	1066	Mbps
SSTL18II	800	1066	Mbps
SSTL15I	1066	1333	Mbps
SSTL15II	1066	1333	Mbps
SSTL135I	1066	1333	Mbps
SSTL135II	1066	1333	Mbps

Standard	STD	-1	Unit
HSTL15I	900	1100	Mbps
HSTL15II	900	1100	Mbps
HSTL135I	1066	1066	Mbps
HSTL135II	1066	1066	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
HSUL12	1066	1333	Mbps
HSTL12	1066	1266	Mbps
POD12I	1333	1600	Mbps
POD12II	1333	1600	Mbps
LVCMOS18 (12 mA)	500	500	Mbps
LVCMOS15 (10 mA)	500	500	Mbps
LVCMOS12 (8 mA)	300	300	Mbps

1. Performance is achieved with $V_{ID} \geq 200$ mV.

Table 25 • GPIO Maximum Input Buffer Speed

Standard	STD	-1	Unit
LVDS25/LVDS33/LCMDS25/LCMDS33	1250	1600	Mbps
RSDS25/RSDS33	800	800	Mbps
MINILVDS25/MINILVDS33	800	800	Mbps
SUBLVDS25/SUBLVDS33	800	800	Mbps
PPDS25/PPDS33	800	800	Mbps
SLVS25/SLVS33	800	800	Mbps
SLVSE15	800	800	Mbps
HCSL25/HCSL33	800	800	Mbps
BUSLVDS25	800	800	Mbps
MLVDSE25	800	800	Mbps
LVPECL33	800	800	Mbps
SSTL25I	800	800	Mbps
SSTL25II	800	800	Mbps
SSTL18I	800	800	Mbps
SSTL18II	800	800	Mbps
SSTL15I	800	1066	Mbps
SSTL15II	800	1066	Mbps
HSTL15I	800	900	Mbps
HSTL15II	800	900	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
PCI	500	500	Mbps
LTTL33 (20 mA)	500	500	Mbps
LVCMOS33 (20 mA)	500	500	Mbps
LVCMOS25 (16 mA)	500	500	Mbps

Standard	STD	-1	Unit
LVCMOS18 (12 mA)	500	500	Mbps
LVCMOS15 (10 mA)	500	500	Mbps
LVCMOS12 (8 mA)	300	300	Mbps
MIPI25/MIPI33	800	800	Mbps

1. All SSTLD/HSTLD/HSULD/LVSTLD/POD type receivers use the LVDS differential receiver.
2. Performance is achieved with $V_{ID} \geq 200$ mV.

7.1.4 Output Buffer Speed

Table 26 • HSIO Maximum Output Buffer Speed

Standard	STD	-1	Unit
SSTL18I	800	1066	Mbps
SSTL18II	800	1066	Mbps
SSTL18I (differential)	800	1066	Mbps
SSTL18II (differential)	800	1066	Mbps
SSTL15I	1066	1333	Mbps
SSTL15II	1066	1333	Mbps
SSTL15I (differential)	1066	1333	Mbps
SSTL15II (differential)	1066	1333	Mbps
SSTL135I	1066	1333	Mbps
SSTL135II	1066	1333	Mbps
SSTL135I (differential)	1066	1333	Mbps
SSTL135II (differential)	1066	1333	Mbps
HSTL15I	900	1100	Mbps
HSTL15II	900	1100	Mbps
HSTL15I (differential)	900	1100	Mbps
HSTL15II (differential)	900	1100	Mbps
HSTL135I	1066	1066	Mbps
HSTL135II	1066	1066	Mbps
HSTL135I (differential)	1066	1066	Mbps
HSTL135II (differential)	1066	1066	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
HSUL18II (differential)	400	400	Mbps
HSUL12	1066	1333	Mbps
HSUL12I (differential)	1066	1333	Mbps
HSTL12	1066	1266	Mbps
HSTL12I (differential)	1066	1266	Mbps
POD12I	1333	1600	Mbps
POD12II	1333	1600	Mbps
LVCMOS18 (12 mA)	500	500	Mbps
LVCMOS15 (10 mA)	500	500	Mbps

Standard	STD	-1	Unit
LVC MOS12 (8 mA)	250	300	Mbps

Table 27 • GPIO Maximum Output Buffer Speed

Standard	STD	-1	Unit
LVDS25/LCMDS25	1250	1250	Mbps
LVDS33/LCMDS33	1250	1600	Mbps
RS DS25	800	800	Mbps
MINILVDS25	800	800	Mbps
SUBLVDS25	800	800	Mbps
PP DS25	800	800	Mbps
SLVSE15	500	500	Mbps
BUSLVDSE25	500	500	Mbps
MLVDSE25	500	500	Mbps
LVPECL E33	500	500	Mbps
SSTL25I	800	800	Mbps
SSTL25II	800	800	Mbps
SSTL25I (differential)	800	800	Mbps
SSTL25II (differential)	800	800	Mbps
SSTL18I	800	800	Mbps
SSTL18II	800	800	Mbps
SSTL18I (differential)	800	800	Mbps
SSTL18II (differential)	800	800	Mbps
SSTL15I	800	1066	Mbps
SSTL15II	800	1066	Mbps
SSTL15I (differential)	800	1066	Mbps
SSTL15II (differential)	800	1066	Mbps
HSTL15I	900	900	Mbps
HSTL15II	900	900	Mbps
HSTL15I (differential)	900	900	Mbps
HSTL15II (differential)	900	900	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
HSUL18I (differential)	400	400	Mbps
HSUL18II (differential)	400	400	Mbps
PCI	500	500	Mbps
LV TTL33 (20 mA)	500	500	Mbps
LVC MOS33 (20 mA)	500	500	Mbps
LVC MOS25 (16 mA)	500	500	Mbps
LVC MOS18 (12 mA)	500	500	Mbps
LVC MOS15 (10 mA)	500	500	Mbps
LVC MOS12 (8 mA)	250	300	Mbps
MIPIE25	500	500	Mbps

7.1.5

Maximum PHY Rate for Memory Interface IP

The following tables provide information about the maximum PHY rate for memory interface IP.

Table 28 • Maximum PHY Rate for Memory Interfaces IP for HSIO Banks

Memory Standard	Gearing Ratio	V _{DDAUX}	V _{DDI}	STD (Mbps)	-1 (Mbps)	Fabric STD (MHz)	Fabric -1 (MHz)
DDR4	8:1	1.8 V	1.2 V	1333	1600	167	200
DDR3	8:1	1.8 V	1.5 V	1067	1333	133	167
DDR3L	8:1	1.8 V	1.35 V	1067	1333	133	167
LPDDR3	8:1	1.8 V	1.2 V	1067	1333	133	167
QDRII+	8:1	1.8 V	1.5 V	900	1100	112.5	137.5
RLDRAM3 ¹	8:1	1.8 V	1.35 V	1067	1067	133	133
RLDRAM3 ¹	4:1	1.8 V	1.35 V	667	800	167	200
RLDRAM3 ¹	2:1	1.8 V	1.35 V	333	400	167	200
RLDRAM2 ²	8:1	1.8 V	1.8 V	800	1067	100	133
RLDRAM2 ²	4:1	1.8 V	1.8 V	667	800	167	200
RLDRAM2 ²	2:1	1.8 V	1.8 V	333	400	167	200

1. RLDARAM2 and RLDRAM3 are not supported with a soft IP controller currently.

Table 29 • Maximum PHY Rate for Memory Interfaces IP for GPIO Banks

Memory Standard	Gearing Ratio	V _{DDAUX}	V _{DDI}	STD (Mbps)	-1 (Mbps)	Fabric STD (MHz)	Fabric -1 (MHz)
DDR3	8:1	2.5 V	1.5 V	800	1067	100	133
QDRII+	8:1	2.5 V	1.5 V	900	900	113	113
RLDRAM2 ¹	4:1	2.5 V	1.8 V	800	800	200	200
RLDRAM2 ¹	2:1	2.5 V	1.8 V	400	400	200	200

1. RLDRAM2 is currently not supported with a soft IP controller.

7.1.6 User I/O Switching Characteristics

The following section describes characteristics for user I/O switching.

For more information about user I/O timing, see the *PolarFire I/O Timing Spreadsheet* (to be released).

7.1.6.1 I/O Digital

The following tables provide information about I/O digital.

Table 30 • I/O Digital Receive Single-Data Rate Switching Characteristics

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Clock-to-Data Condition
F _{MAX}	RX_SDR_G_A	Rx SDR							MHz	From a global clock source, aligned
F _{MAX}	RX_SDR_L_A	Rx SDR							MHz	From a lane clock source, aligned
F _{MAX}	RX_SDR_G_C	Rx SDR							MHz	From a global clock source, centered
F _{MAX}	RX_SDR_L_C	Rx SDR							MHz	From a lane clock source, centered

Table 31 • I/O Digital Receive Double-Data Rate Switching Characteristics

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Clock-to-Data Condition
F _{MAX}	RX_DDR_G_A	Rx DDR			335			335	MHz	From a global clock source, aligned
F _{MAX}	RX_DDR_L_A	Rx DDR			250			250	MHz	From a lane clock source, aligned
F _{MAX}	RX_DDR_G_C	Rx DDR			335			335	MHz	From a global clock source, centered
F _{MAX}	RX_DDR_L_C	Rx DDR			250			250	MHz	From a lane clock source, centered
F _{MAX} 2:1	RX_DDRX_B_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Clock-to- Data Condition
F_{MAX} 4:1	RX_DDRX_B_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
F_{MAX} 8:1	RX_DDRX_B_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
F_{MAX} 2:1	RX_DDRX_B_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered
F_{MAX} 4:1	RX_DDRX_B_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered
F_{MAX} 8:1	RX_DDRX_B_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered
F_{MAX} 2:1	RX_DDRX_BL_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
F_{MAX} 4:1	RX_DDRX_BL_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
F_{MAX} 8:1	RX_DDRX_BL_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
F_{MAX} 2:1	RX_DDRX_BL_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered
F_{MAX} 4:1	RX_DDRX_BL_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Clock-to- Data Condition
F_{MAX} 8:1	RX_DDRX_BL_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered

Table 32 • I/O Digital Transmit Single-Data Rate Switching Characteristics

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Forwarded Clock-to-Data Skew
Output F_{MAX}	TX_SDR_G_A	Tx SDR							MHz	From a global clock source, aligned ¹
	TX_SDR_G_C	Tx SDR							MHz	From a global clock source, centered ¹

1. A centered clock-to-data interface can be created with a negedge launch of the data.

Table 33 • I/O Digital Transmit Double-Data Rate Switching Characteristics

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Forwarded Clock-to- Data Skew
Output F_{MAX}	TX_DDR_G_A	Tx DDR			335			335	MHz	From a global clock source, aligned
	TX_DDR_G_C	Tx DDR			335			335	MHz	From a global clock source, centered
	TX_DDR_L_A	Tx DDR			250			250	MHz	From a lane clock source, aligned
	TX_DDR_L_C	Tx DDR			250			250	MHz	From a lane clock source, centered
Output F_{MAX} 2:1	TX_DDRX_B_A	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
Output F_{MAX} 4:1	TX_DDRX_B_A	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
Output F_{MAX} 8:1	TX_DDRX_B_A	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Forwarded Clock-to-Data Skew
Output F_{MAX} 2:1	TX_DDRX_B_C	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered with PLL
Output F_{MAX} 4:1	TX_DDRX_B_C	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered with PLL
Output F_{MAX} 8:1	TX_DDRX_B_C	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered with PLL
In delay, out delay, DLL delay step sizes			12.7	30	35	12.7	25	29.5	ps	

Table 34 • I/O CDR Switching Characteristics

Parameter	Min	Max	Unit
Data rate	266	1250	Mbps
Receiver Sinusoidal jitter tolerance ¹	0.2		UI

1. Jitter values based on bit error ratio (BER) of 10–12, 80 MHz sinusoidal jitter injected to Rx data.

Note: See the LVDS output buffer specifications for transmit characteristics.

7.2 Clocking Specifications

This section describes the PLL and DLL clocking and oscillator specifications.

7.2.1 Clocking

The following table provides clocking specifications.

Table 35 • Global and Regional Clock Characteristics (−40 °C to 100 °C)

Parameter	Symbol	V _{DD} = 1.0 V STD	V _{DD} = 1.0 V –1	V _{DD} = 1.05 V STD	V _{DD} = 1.05 V –1	Unit	Condition
Global clock F_{MAX}	F_{MAXG}	500	500	500	500	MHz	
Regional clock F_{MAX}	F_{MAXR}	375	375	375	375	MHz	Transceiver interfaces only
	F_{MAXR}	250	250	250	250	MHz	All other interfaces
Global clock duty cycle distortion	T_{DCDG}	190	190	190	190	ps	At 500 MHz

Parameter	Symbol	V _{DD} = 1.0 V STD	V _{DD} = 1.0 V –1	V _{DD} = 1.05 V STD	V _{DD} = 1.05 V –1	Unit	Condition
Regional clock duty cycle distortion	T _{DCDR}	120	120	120	120	ps	At 250 MHz

The following table provides clocking specifications from –40 °C to 100 °C.

Table 36 • High-Speed I/O Clock Characteristics (–40 °C to 100 °C)

Parameter	Symbol	V _{DD} = 1.0 V STD	V _{DD} = 1.0 V –1	V _{DD} = 1.05 V STD	V _{DD} = 1.05 V –1	Unit	Condition
High-speed I/O clock F _{MAX}	F _{MAXB}	1000	1250	1000	1250	MHz	HSIO and GPIO
High-speed I/O clock skew ¹	F _{SKEWB}	30	20	30	20	ps	HSIO without bridging
	F _{SKEWB}	600	500	600	500	ps	HSIO with bridging
	F _{SKEWB}	45	35	45	35	ps	GPIO without bridging
	F _{SKEWB}	75	60	75	60	ps	GPIO with bridging
High-speed I/O clock duty cycle distortion ²	T _{DCB}	90	90	90	90	ps	HSIO without bridging
	T _{DCB}	115	115	115	115	ps	HSIO with bridging
	T _{DCB}	90	90	90	90	ps	GPIO without bridging
	T _{DCB}	115	115	115	115	ps	GPIO with bridging

1. F_{SKEWB} is the worst-case clock-tree skew observable between sequential I/O elements. Clock-tree skew is significantly smaller at I/O registers close to each other and fed by the same or adjacent clock-tree branches. Use the Microsemi Timing Analyzer tool to evaluate clock skew specific to the design.
2. Parameters listed in this table correspond to the worst-case duty cycle distortion observable at the I/O flip flops. IBIS should be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times for any I/O standard.

7.2.2 PLL

The following table provides information about PLL.

Table 37 • PLL Electrical Characteristics

Parameter	Symbol	Min	Typ	Max	Unit
Input clock frequency (integer mode)	F _{INI}	1		1250	MHz
Input clock frequency (fractional mode)	F _{INF}	10		1250	MHz
Minimum reference or feedback pulse width ¹	F _{IMPULSE}	200			ps
Frequency at the Frequency Phase Detector (PFD) (integer mode)	F _{PHDETI}	1		312	MHz
Frequency at the PFD (fractional mode)	F _{PHDETF}	10	50	125	MHz
Allowable input duty cycle	F _{INDUTY}	25		75	%

Parameter	Symbol	Min	Typ	Max	Unit
Maximum input period clock jitter (reference and feedback clocks) ²	F_{MAXINJ}		120	1000	ps
PLL VCO frequency	F_{VCO}	800		5000	MHz
Loop bandwidth (Int) ³	F_{BW}	$F_{PHDET}/55$	$F_{PHDET}/44$	$F_{PHDET}/30$	MHz
Loop bandwidth (FRAC) ³	F_{BW}	$F_{PHDET}/91$	$F_{PHDET}/77$	$F_{PHDET}/56$	MHz
Static phase offset of the PLL outputs ⁴	T_{SPO}			Max (± 60 ps, ± 0.5 degrees)	ps
		$T_{OUTJITTER}$			ps
PLL output duty cycle precision	$T_{OUTDUTY}$	48		54	%
PLL lock time ⁵	T_{LOCK}			Max (6.0 μ s, 625 PFD cycles)	μ s
PLL unlock time ⁶	T_{UNLOCK}	2		8	PFD cycles
PLL output frequency	F_{OUT}	0.050		1250	MHz
Minimum reset pulse width	T_{MRPW}				μ s
Maximum delay in the feedback path ⁷	F_{MAXDFB}			1.5	PFD cycles
Spread spectrum modulation spread ⁸	Mod_Spread	0.1		3.1	%
Spread spectrum modulation frequency ⁹	Mod_Freq	$F_{PHDETF}/(128 \times 63)$	32	$F_{PHDETF}/(128)$	KHz

1. Minimum time for high or low pulse width.
2. Maximum jitter the PLL can tolerate without losing lock.
3. Default bandwidth setting of BW_PROP_CTRL = "01" for Integer and Fraction modes leads to the typical estimated bandwidth. This bandwidth can be lowered by setting BW_PROP_CTRL = "00" and can be increased if BW_PROP_CTRL = "10" and will be at the highest value if BW_PROP_CTRL = "11".
4. Maximum (± 3 -Sigma) phase error between any two outputs with nominally aligned phases.
5. Input clock cycle is REFDIV/ F_{REF} . For example, $F_{REF} = 25$ MHz, REFDIV = 1, lock time = 10.0 (assumes LOCKCOUNTSEL setting = 4'd8 (256 cycles)).
6. Unlock occurs if two cycle slip within LOCKCOUNT/4 PFD cycles.
7. Maximum propagation delay of external feedback path in deskew mode.
8. Programmable capability for depth of down spread or center spread modulation.
9. Programmable modulation rate based on the modulation divider setting (1 to 63).

Note: In order to meet all data sheet specifications, the PLL must be programmed such that the PLL Loop Bandwidth < $(0.0017 * VCO Frequency) - 0.4863$ MHz. The Libero PLL configuration tool will enforce this rule when creating PLL configurations.

7.2.3 DLL

The following table provides information about DLL.

Table 38 • DLL Electrical Characteristics

Parameter ¹	Symbol	Min	Typ	Max	Unit
Input reference clock frequency	F_{INF}	133		800	MHz
Input feedback clock frequency	F_{INFDBF}	133		800	MHz
Primary output clock frequency	F_{OUTPF}	133		800	MHz

Parameter ¹	Symbol	Min	Typ	Max	Unit
Secondary output clock frequency ²	F _{OUTSF}	33.3		800	MHz
Input clock cycle-to-cycle jitter	F _{JIN}			200	ps
Output clock period cycle-to-cycle jitter (w/clean input)	T _{OUTJITTERP}			300	ps
Output clock-to-clock skew between two outputs with the same phase settings	T _{SKEW}			±200	ps
DLL lock time	T _{LOCK}	16		16K	Reference clock cycles
Minimum reset pulse width	T _{MRPW}	3			ns
Minimum input pulse width ³	T _{MIPW}	20			ns
Minimum input clock pulse width high	T _{MPWH}	400			ps
Minimum input clock pulse width low	T _{MPWL}	400			ps
Delay step size	T _{DEL}	12.7	30	35	ps
Maximum delay block delay ⁴	T _{DELMAX}	1.8		4.8	ns
Output clock duty cycle (with 50% duty cycle input) ⁵	T _{DUTY}	40		60	%
Output clock duty cycle (in phase reference mode) ⁵	T _{DUTYS0}	45		55	%

1. For all DLL modes.
2. Secondary output clock divided by four option.
3. On load, direction, move, hold, and update input signals.
4. 128 delay taps in one delay block.
5. Without duty cycle correction enabled.

7.2.4 RC Oscillators

The following tables provide internal RC clock resources for user designs and additional information about designing systems with RF front end information about emitters generated on-chip to support programming operations.

Table 39 • 2 MHz RC Oscillator Electrical Characteristics

Parameter	Symbol	Min	Typ	Max	Unit
Operating frequency	RC _{2FREQ}		2		MHz
Accuracy	RC _{2FACC}	-4		4	%
Duty cycle	RC _{2DC}	46		54	%
Peak-to-peak output period jitter	RC _{2PJIT}	5	10		ns
Peak-to-peak output cycle-to-cycle jitter	RC _{2CJIT}	5	10		ns
Operating current (V _{DD2S})	RC _{2IVPPA}			60	µA
Operating current (V _{DD})	RC _{2IVDD}			2.6	µA

Table 40 • 160 MHz RC Oscillator Electrical Characteristics

Parameter	Symbol	Min	Typ	Max	Unit
Operating frequency	RC _{SCFREQ}		160		MHz
Accuracy	RC _{SCFACC}	-4		4	%
Duty cycle	RC _{SCDC}	47		52	%
Peak-to-peak output period jitter	RC _{SCPJIT}			600	ps
Peak-to-peak output cycle-to-cycle jitter	RC _{SCCJIT}			172	ps
Operating current (V _{DD2S})	RC _{SCVPPA}			599	µA

Parameter	Symbol	Min	Typ	Max	Unit
Operating current (V_{DD1S})	RC_{SCVPP}			0.1	μA
Operating current (V_{DD})	RC_{SCVDD}			60.7	μA

7.3 Fabric Specifications

The following section describes specifications for the fabric.

7.3.1 Math Blocks

The following tables describe math block performance.

Table 41 • Math Block Performance Extended Commercial Range (0 °C to 100 °C)

Parameter	Symbol	Modes	V _{DD} = 1.0 V – STD	V _{DD} = 1.0 V – 1	V _{DD} = 1.05 V – STD	V _{DD} = 1.05 V – 1	Unit
Maximum operating frequency	F _{MAX}	18 × 18 multiplication	370	470	440	500	MHz
		18 × 18 multiplication summed with 48-bit input	370	470	440	500	MHz
		18 × 19 multiplier pre-adder ROM mode	365	465	435	500	MHz
		Two 9 × 9 multiplication	370	470	440	500	MHz
		9 × 9 dot product (DOTP)	370	470	440	500	MHz
		Complex 18 × 19 multiplication	360	455	430	500	MHz

Table 42 • Math Block Performance Industrial Range (-40 °C to 100 °C)

Parameter	Symbol	Modes	V _{DD} = 1.0 V – STD	V _{DD} = 1.0 V – 1	V _{DD} = 1.05 V – STD	V _{DD} = 1.05 V – 1	Unit
Maximum operating frequency	F _{MAX}	18 × 18 multiplication	365	465	435	500	MHz
		18 × 18 multiplication summed with 48-bit input	365	465	435	500	MHz
		18 × 19 multiplier pre-adder ROM mode	355	460	430	500	MHz
		Two 9 × 9 multiplication	365	465	435	500	MHz
		9 × 9 DOTP	365	465	435	500	MHz
		Complex 18 × 19 multiplication	350	450	425	500	MHz

7.3.2 SRAM Blocks

The following tables describe the LSRAM blocks' performance.

Table 43 • LSRAM Performance Industrial Temperature Range (−40 °C to 100 °C)

Parameter	V _{DD} = 1.0 V – STD	V _{DD} = 1.0 V – 1	V _{DD} = 1.05 V – STD	V _{DD} = 1.05 V – 1	Unit	Condition
Operating frequency	343	428	343	428	MHz	Two-port, all supported widths, pipelined, simple-write, and write-feed-through
	309	428	309	428	MHz	Two-port, all supported widths, non-pipelined, simple-write, and write-feed-through
	343	428	343	428	MHz	Dual-port, all supported widths, pipelined, simple-write, and write-feed-through
	309	428	309	428	MHz	Dual-port, all supported widths, non-pipelined, simple-write, and write-feed-through
	343	428	343	428	MHz	Two-port pipelined ECC mode, pipelined, simple-write, and write-feed-through
	279	295	279	295	MHz	Two-port non-pipelined ECC mode, pipelined, simple-write, and write-feed-through
	343	428	343	428	MHz	Two-port pipelined ECC mode, non-pipelined, simple-write, and write-feed-through
	196	285	196	285	MHz	Two-port non-pipelined ECC mode, non-pipelined, simple-write, and write-feed-through
	274	285	274	285	MHz	Two-port, all supported widths, pipelined, and read-before-write
	274	285	274	285	MHz	Two-port, all supported widths, non-pipelined, and read-before-write
	274	285	274	285	MHz	Dual-port, all supported widths, pipelined, and read-before-write
	274	285	274	285	MHz	Dual-port, all supported widths, non-pipelined, and read-before-write
	274	285	274	285	MHz	Two-port pipelined ECC mode, pipelined, and read-before-write
	274	285	274	285	MHz	Two-port non-pipelined ECC mode, pipelined, and read-before-write
	274	285	274	285	MHz	Two-port pipelined ECC mode, non-pipelined, and read-before-write
	193	285	193	285	MHz	Two-port non-pipelined ECC mode, non-pipelined, and read-before-write

Table 44 • μSRAM Performance

Parameter	Symbol	V _{DD} = 1.0 V – STD	V _{DD} = 1.0 V – 1	V _{DD} = 1.05 V – STD	V _{DD} = 1.05 V – 1	Unit	Condition
Operating frequency	F _{MAX}	400	415	450	480	MHz	Write-port
Read access time	T _{AC}		2		2	ns	Read-port

Table 45 • μPROM Performance

Parameter	Symbol	V _{DD} = 1.0 V – STD	V _{DD} = 1.0 V – 1	V _{DD} = 1.05 V – STD	V _{DD} = 1.05 V – 1	Unit
Read access time	T _{AC}	10	10	10	10	ns

7.4

Transceiver Switching Characteristics

This section describes transceiver switching characteristics.

7.4.1

Transceiver Performance

The following table describes transceiver performance.

Table 46 • PolarFire Transceiver and TXPLL Performance

Parameter	Symbol	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit
Tx data rate ^{1,2}	F _{TXRate}	0.25		10.3125	0.25		12.7	Gbps
Tx OOB (serializer bypass) data rate	F _{TXRateOOB}	DC		1.5	DC		1.5	Gbps
Rx data rate when AC coupled ²	F _{RxRateAC}	0.25		10.3125	0.25		12.7	Gbps
Rx data rate when DC coupled	F _{RxRateDC}	0.25		3.2	0.25		3.2	Gbps
Rx OOB (deserializer bypass) data rate	F _{TXRateOOB}	DC		1.25	DC		1.25	Gbps
TXPLL output frequency ³	F _{TXPLL}	1.6		6.35	1.6		6.35	GHz
Rx CDR mode	F _{RXCDR}	0.25		10.3125	0.25		10.3125	Gbps
Rx DFE mode ²	F _{RXDDE}	3.0		10.3125	3.0		12.7	Gbps
Rx Eye Monitor mode ²	F _{RXEyeMon}	3.0		10.3125	3.0		12.7	Gbps

1. The reference clock is required to be a minimum of 75 MHz for data rates of 10 Gbps and above.
2. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).
3. The Tx PLL rate is between 0.5x to 5.5x the Tx data rate. The Tx data rate depends on per XCVR lane Tx post-divider settings.

7.4.2

Transceiver Reference Clock Performance

The following table describes performance of the transceiver reference clock.

Table 47 • PolarFire Transceiver Reference Clock AC Requirements

Parameter	Symbol	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit
Reference clock input rate ^{1,2}	F _{TXREFCLK}	20		800	20		800	MHz

Parameter	Symbol	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit
Reference clock input rate ^{1, 2, 3}	$F_{XCVREFCLKMAX}$ CASCADE	20		156	20		156	MHz
Reference clock rate at the PFD ⁴	$F_{TXREFCLKPFD}$	20		156	20		156	MHz
Reference clock rate recommended at the PFD for Tx rates 10 Gbps and above ⁴	$F_{TXREFCLKPFD10G}$	75		156	75		156	MHz
Tx reference clock phase noise requirements to meet jitter specifications (156 MHz clock at reference clock input) ⁵	$F_{TXREFPN}$				-110		-110	dBc /Hz
Phase noise at 10 KHz	$F_{TXREFPN}$				-110		-110	dBc /Hz
Phase noise at 100 KHz	$F_{TXREFPN}$				-115		-115	dBc /Hz
Phase noise at 1 MHz	$F_{TXREFPN}$				-135		-135	dBc /Hz
Reference clock input rise time (10%–90%)	$T_{REFRISE}$		200	500		200	500	ps
Reference clock input fall time (90%–10%)	$T_{REFFALL}$		200	500		200	500	ps
Reference clock duty cycle	$T_{REFDUTY}$	40		60	40		60	%
Spread spectrum modulation spread ⁶	Mod_Spread	0.1		3.1	0.1		3.1	%
Spread spectrum modulation frequency ⁷	Mod_Freq	TxREF CLKPFD/ (128)	32	TxREF CLKPFD/ (128*63)	32	TxREF CLKPFD/ (128)		KHz

1. See the maximum reference clock rate allowed per input buffer standard.
2. The minimum value applies to this clock when used as an XCVR reference clock. It does not apply when used as a non-XCVR input buffer (DC input allowed).
3. Cascaded reference clock.
4. After reference clock input divider.
5. Required maximum phase noise is scaled based on actual $F_{TxRefClkPFD}$ value by $20 \times \log_{10} (TxRefClkPFD / 156 \text{ MHz})$. It is assumed that the reference clock divider of 4 is used for these calculations to always meet the maximum PFD frequency specification.
6. Programmable capability for depth of down-spread or center-spread modulation.
7. Programmable modulation rate based on the modulation divider setting (1 to 63).

7.4.3

Transceiver Reference Clock I/O Standards

The following table describes the differential I/O standards supported as transceiver reference clocks.

Table 48 • Transceiver Differential Reference Clock I/O Standards

I/O Standard	Comment
LVDS25	For DC input levels, see table Differential DC Input and Output Levels .
HCSL25 (for PCIe)	

Note: The transceiver reference clock differential receiver supports V_{CM} common mode.

7.4.4 Transceiver Interface Performance

The following table describes the single-ended I/O standards supported as transceiver reference clocks.

Table 49 • Transceiver Single-Ended Reference Clock I/O Standards

I/O Standard	Comment
LVCMS25	For DC input levels, see table DC Input and Output Levels .

7.4.5 Transmitter Performance

The following tables describe performance of the transmitter.

Table 50 • Transceiver Reference Clock Input Termination

Parameter	Symbol	Min	Typ	Max	Unit
Single-ended termination	RefTerm	50		Ω	
Single-ended termination	RefTerm	75		Ω	
Single-ended termination	RefTerm	150		Ω	
Differential termination	RefDiffTerm	115 ¹		Ω	
Power-up termination		>50K		Ω	

1. Measured at V_{CM}= 1.2 V and VID= 350 mV.

Note: All pull-ups are disabled at power-up to allow hot plug capability.

Table 51 • PolarFire Transceiver User Interface Clocks

Parameter	Modes ¹	STD Min	STD Max	-1 Min	-1 Max	Unit
Transceiver TX_CLK range (non-deterministic PCS mode with global or regional fabric clocks)	8-bit, max data rate = 1.6 Gbps	200	200	MHz		
	10-bit, max data rate = 1.6 Gbps	160	160	MHz		
	16-bit, max data rate = 4.8 Gbps	300	300	MHz		
	20-bit, max data rate = 6.0 Gbps	300	300	MHz		
	32-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹	325	325	MHz		
	40-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹	260	320	MHz		
	64-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹	165	160	MHz		
	80-bit, max data rate = 10.3125 Gbps(-STD) / 12.7 Gbps (-1) ¹	130	130	MHz		
	Fabric pipe mode 32-bit, max data rate = 6.0 Gbps	150	150	MHz		
	8-bit, max data rate = 1.6 Gbps	200	200	MHz		

Parameter	Modes ¹	STD Min	STD Max	-1 Min	-1 Max	Unit
Transceiver RX_CLK range (non-deterministic PCS mode with global or regional fabric clocks)	10-bit, max data rate = 1.6 Gbps		160		160	MHz
	16-bit, max data rate = 4.8 Gbps		300		300	MHz
	20-bit, max data rate = 6.0 Gbps		300		300	MHz
	32-bit, max data rate = 10.3125 Gbps		325		325	MHz
	40-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹		260		320	MHz
	64-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹		165		200	MHz
	80-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹		130		160	MHz
	Fabric pipe mode 32-bit, max data rate = 6.0 Gbps		150		150	MHz
	8-bit, max data rate = 1.6 Gbps		200		200	MHz
	10-bit, max data rate = 1.6 Gbps		160		160	MHz
Transceiver TX_CLK range (deterministic PCS mode with regional fabric clocks)	16-bit, max data rate = 3.6 Gbps (-STD) / 4.25 Gbps (-1)		225		266	MHz
	20-bit, max data rate = 4.5 Gbps (-STD) / 5.32 Gbps (-1)		225		266	MHz
	32-bit, max data rate = 7.2 Gbps (-STD) / 8.5 Gbps (-1)		225		266	MHz
	40-bit, max data rate = 9.0 Gbps (-STD) / 10.6 Gbps (-1) ¹		225		266	Mhz
	64-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹		165		200	MHz
	80-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹		130		160	MHz
	8-bit, max data rate = 1.6 Gbps		200		200	MHz
	10-bit, max data rate = 1.6 Gbps		160		160	MHz
	16-bit, max data rate = 3.6 Gbps (-STD) / 4.25 Gbps (-1)		225		266	MHz
	20-bit, max data rate = 4.5 Gbps (-STD) / 5.32 Gbps (-1)		225		266	MHz
Transceiver RX_CLK range (deterministic PCS mode with regional fabric clocks)	32-bit, max data rate = 7.2 Gbps (-STD) / 8.5 Gbps (-1)		225		266	MHz
	40-bit, max data rate = 9.0 Gbps (-STD) / 10.6 Gbps (-1) ¹		225		266	MHz
	64-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹		165		200	MHz
	80-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹		130		160	MHz
	8-bit, max data rate = 1.6 Gbps		200		200	MHz
	10-bit, max data rate = 1.6 Gbps		160		160	MHz
	16-bit, max data rate = 3.6 Gbps (-STD) / 4.25 Gbps (-1)		225		266	MHz
	20-bit, max data rate = 4.5 Gbps (-STD) / 5.32 Gbps (-1)		225		266	MHz
	32-bit, max data rate = 7.2 Gbps (-STD) / 8.5 Gbps (-1)		225		266	MHz
	40-bit, max data rate = 9.0 Gbps (-STD) / 10.6 Gbps (-1) ¹		225		266	MHz

1. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

Note: Until specified, all modes are non-deterministic. For more information, see [UG0677: PolarFire FPGA Transceiver User Guide](#).

Table 52 • PolarFire Transceiver Transmitter Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Differential termination	V _{OTERM}	85			Ω	
	V _{OTERM}	100			Ω	
	V _{OTERM}	150			Ω	
Common mode voltage ¹	V _{OCL}	0.44 × V _{DDA}	0.525 × V _{DDA}	0.59 × V _{DDA}	V	DC coupled 50% setting
	V _{OCL}	0.52 × V _{DDA}	0.6 × V _{DDA}	0.66 × V _{DDA}	V	DC coupled 60% setting
	V _{OCL}	0.61 × V _{DDA}	0.7 × V _{DDA}	0.75 × V _{DDA}	V	DC coupled 70% setting
	V _{OCL}	0.63 × V _{DDA}	0.8 × V _{DDA}	0.83 × V _{DDA}	V	DC coupled 80% setting
Rise time ²	T _{TRXF}	41		70	ps	20% to 80%
Fall time ²		41		70	ps	80% to 20%
Differential peak-to-peak amplitude	V _{ODPP}	1040			mV	1000 mV setting
	V _{ODPP}	840			mV	800 mV setting
	V _{ODPP}	630			mV	600 mV setting
	V _{ODPP}	620			mV	500 mV setting
	V _{ODPP}	530			mV	400 mV setting
	V _{ODPP}	360			mV	300 mV setting
	V _{ODPP}	240			mV	200 mV setting
	V _{ODPP}	160			mV	100 mV setting
Transmit lane P to N skew ³	T _{OSKew}	8	15		ps	
Lane to lane transmit skew ⁴	T _{TLLSKew}		75	ps	Single PLL	
				ps	Multiple PLL	
Electrical idle transition entry time ⁷	T _{TTxEITrE} ntry				ns	
Electrical idle transition exit time ⁷	T _{TTxEITrE} xit				ns	
Electrical idle amplitude	V _{TTxEIpp}				mV	
TXPLL lock time	T _{TXLock}	1600			PFD cycles	
Digital PLL lock time ⁸	T _{DPLLlock}				REFCLK UIs	
Total jitter ^{5,6}	T _J			UI	Data rate ≥ 8.5 Gbps to 12.7 Gbps ⁹	
Deterministic jitter ^{5,6}	T _{DJ}			UI	(Tx V _{CO} rate 4.25 GHz to 6.35 GHz)	
Total jitter ^{5,6}	T _J	0.28		UI	Data rate ≥ 3.2 Gbps to 8.5 Gbps	
Deterministic jitter ^{5,6}	T _{DJ}	0.07		UI	(Tx V _{CO} rate 2.5 GHz to 5.0 GHz)	
Total jitter ^{5,6}	T _J	0.28		UI	Data rate ≥ 1.6 Gbps to 3.2 Gbps	
Deterministic jitter ^{5,6}	T _{DJ}	0.07		UI	(Tx V _{CO} rate 2.5 GHz to 5.0 GHz)	
Total jitter ^{5,6}	T _J	0.13		UI	Data rate ≥ 800 Mbps to 1.6 Gbps	
Deterministic jitter ^{5,6}	T _{DJ}	0.02		UI	(Tx V _{CO} rate 2.5 GHz to 5.0 GHz)	
Total jitter ^{5,6}	T _J	0.06		UI	Data rate = 250 Mbps to 800 Mbps	
Deterministic jitter ^{5,6}	T _{DJ}	0.01		UI	(Tx V _{CO} rate 2.5 GHz to 5.0 GHz)	

1. Increased DC common mode settings above 50% reduce allowed V_{OD} output swing capabilities.
2. Adjustable through transmit emphasis.
3. With estimated package differences.
4. Single PLL applies to all four lanes in the same quad location with the same TxPLL.

5. Improved jitter characteristics for a specific industry standard are possible in many cases due to improved reference clock or higher V_{CO} rate used.
6. Tx jitter is specified with all transmitters on the device enabled, a 10–12-bit error rate (BER) and Tx data pattern of PRBS7.
7. From the PMA mode, the TX_ELEC_IDLE port to the XVCN TXP/N pins.
FTxRefClk = 75 MHz with typical settings.
For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#). (see page 6)

7.4.6 Receiver Performance

The following table describes performance of the receiver.

Table 53 • PolarFire Transceiver Receiver Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Input voltage range	V _{IN}	0		V _{DDA} + 0.3	V	
Differential peak-to-peak amplitude	V _{IDPP}	140		1250	mV	
Differential termination	V _{ITERM}	85			Ω	
	V _{ITERM}	100			Ω	
	V _{ITERM}	150			Ω	
Common mode voltage	V _{ICMDC} ¹	0.7 × V _{DDA}		0.9 × V _{DDA}	V	DC coupled
Exit electrical idle detection time	T _{EIDET}	50	100		ns	
Run length of consecutive identical digits (CID)	C _{ID}		200		UI	
CDR PPM tolerance ²	C _{DRPPM}		1.15		% UI	
CDR lock-to-data time	T _{LTD}				CDR _{REFCLK}	
					UI	
CDR lock-to-ref time	T _{LTF}				CDR _{REFCLK}	
					UI	
Loss-of-signal detect (Peak Detect Range setting = high) ⁹	V _{DETLHIGH}				mV	Setting = 1
	V _{DETLHIGH}				mV	Setting = 2
	V _{DETLHIGH}				mV	Setting = 3
	V _{DETLHIGH}				mV	Setting = 4
	V _{DETLHIGH}				mV	Setting = 5
	V _{DETLHIGH}				mV	Setting = 6
	V _{DETLHIGH}				mV	Setting = 7
Loss-of-signal detect (Peak Detect Range setting = low) ⁹	V _{DETLOW}	65	175		mV	Setting = PCIe ^{3,7}
	V _{DETLOW}	95	190		mV	Setting = SATA ^{4,8}
	V _{DETLOW}	75	170		mV	Setting = 1
	V _{DETLOW}	95	185		mV	Setting = 2
	V _{DETLOW}	100	190		mV	Setting = 3
	V _{DETLOW}	140	210		mV	Setting = 4
	V _{DETLOW}	155	240		mV	Setting = 5
	V _{DETLOW}	165	245		mV	Setting = 6
	V _{DETLOW}	170	250		mV	Setting = 7
Sinusoidal jitter tolerance	T _{SJTOL}				UI	>8.5 Gbps – 12.7 Gbps ^{5,10}

Parameter	Symbol	Min	Typ	Max	Unit	Condition
		0.41			UI	>3.2–8.5 Gbps ⁵
		0.41			UI	>1.6 to 3.2 Gbps ⁵
		0.41			UI	>0.8 to 1.6 Gbps ⁵
		0.41			UI	250 to 800 Mpbs ⁵
Total jitter tolerance with stressed eye	T _{JTOLSE}	0.65			UI	3.125 Gbps ⁵
		0.65			UI	6.25 Gbps ⁶
		0.7			UI	10.3125 Gbps ⁶
					UI	12.7 Gbps ^{6, 10}
Sinusoidal jitter tolerance with stressed eye	T _{SJOLSE}	0.1			UI	3.125 Gbps ⁵
		0.05			UI	6.25 Gbps ⁶
		0.05			UI	10.3125 Gbps ⁶
					UI	12.7 Gbps ^{6, 10}
CTLE DC gain (all stages, max settings)				10	dB	
CTLE AC gain (all stages, max settings)				16	dB	
DFE AC gain (per 5 stages, max settings)				7.5	dB	

1. Valid at 3.2 Gbps and below.
2. Data vs. Rx reference clock frequency.
3. Achieves compliance with PCIe electrical idle detection.
4. Achieves compliance with SATA OOB specification.
5. Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V_{ID}, all stages of Rx CTLE enabled, DFE disabled, 80 MHz sinusoidal jitter injected to Rx data.
6. Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V_{ID}, all stages of Rx CTLE enabled, DFE enabled, 80 MHz sinusoidal jitter injected to Rx data.
7. For PCIe: Low Threshold Setting = 1, High Threshold Setting = 2.
8. For SATA: Low Threshold Setting = 2, High Threshold Setting = 3.
9. Loss of signal detection is valid for input signals that transition at a density ≥ 1 Gbps for PRBS7 data or 6 Gbps for PRBS31 data.
10. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

7.5 Transceiver Protocol Characteristics

The following section describes transceiver protocol characteristics.

7.5.1 PCI Express

The following tables describe the PCI express.

Table 54 • PCI Express Gen1

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	2.5 Gbps	0.25		UI
Receiver jitter tolerance	2.5 Gbps	0.4		UI

Note: With add-in card, as specified in PCI Express CEM Rev 2.0.

Table 55 • PCI Express Gen2

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	5.0 Gbps	0.35		UI
Receiver jitter tolerance	5.0 Gbps	0.4		UI

Note: With add-in card as specified in PCI Express CEM Rev 2.0.

7.5.2 Interlaken

The following table describes Interlaken.

Table 56 • Interlaken

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	6.375 Gbps	0.3		UI
	10.3125 Gbps	0.3		UI
	12.7 Gbps ¹			UI
Receiver jitter tolerance	6.375 Gbps	0.6		UI
	10.3125 Gbps	0.65		UI
	12.7 Gbps ¹			UI

- For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

7.5.3 10GbE (10GBASE-R, and 10GBASE-KR)

The following table describes 10GbE (10GBASE-R).

Table 57 • 10GbE (10GBASE-R)

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	10.3125 Gbps	0.28		UI
Receiver jitter tolerance	10.3125 Gbps	0.7		UI

The following table describes 10GbE (10GBASE-KR).

Table 58 • 10GbE (10GBASE-KR)

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	10.3125 Gbps			UI
Receiver jitter tolerance	10.3125 Gbps			UI

The following table describes 10GbE (XAUI).

Table 59 • 10GbE (XAUI)

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter (near end)	3.125 Gbps	0.35		UI
Total transmit jitter (far end)		0.55		UI
Receiver jitter tolerance	3.125 Gbps	0.65		UI

The following table describes 10GbE (RXAUI).

Table 60 • 10GbE (RXAUI)

	Data Rate	Min	Max	Unit
Total transmit jitter	6.25 Gbps			UI
Receiver jitter tolerance	6.25 Gbps			UI

7.5.4 1GbE (1000BASE-T)

The following table describes 1GbE (1000BASE-T).

Table 61 • 1GbE (1000BASE-T)

	Data Rate	Min	Max	Unit
Total transmit jitter	1.25 Gbps			UI
Receiver jitter tolerance	1.25 Gbps			UI

The following table describes 1GbE (1000BASE-X).

Table 62 • 1GbE (1000BASE-X)

	Data Rate	Min	Max	Unit
Total transmit jitter	1.25 Gbps			UI
Receiver jitter tolerance	1.25 Gbps			UI

7.5.5 SGMII and QSGMII

The following table describes SGMII.

Table 63 • SGMII

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	1.25 Gbps		0.24	UI
Receiver jitter tolerance	1.25 Gbps	0.749		UI

The following table describes QSGMII.

Table 64 • QSGMII

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	5.0 Gbps		0.3	UI
Receiver jitter tolerance	5.0 Gbps	0.65		UI

7.5.6 SDI

The following table describes SDI.

Table 65 • SDI

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter				UI
Receiver jitter tolerance				UI

7.5.7 CPRI

The following table describes CPRI.

Table 66 • CPRI

	Data Rate	Min	Max	Unit
Total transmit jitter	0.6144 Gbps			UI
	1.2288 Gbps			UI
	2.4576 Gbps			UI
	3.0720 Gbps			UI
	4.9152 Gbps			UI
	6.1440 Gbps			UI
	9.8304 Gbps			UI
	10.1376 Gbps			UI
	12.16512 Gbps ¹			UI
Receive jitter tolerance	0.6144 Gbps			UI
	1.2288 Gbps			UI
	2.4576 Gbps			UI
	3.0720 Gbps			UI
	4.9152 Gbps			UI
	6.1440 Gbps			UI
	9.8304 Gbps			UI
	10.1376 Gbps			UI
	12.16512 Gbps ¹			UI

1. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

7.5.8 JESD204B

The following table describes JESD204B.

Table 67 • JESD204B

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	3.125 Gbps		0.35	UI
	6.25 Gbps		0.3	UI
	12.5 Gbps ¹			UI
Receive jitter tolerance	3.125 Gbps	0.56		UI
	6.25 Gbps	0.6		UI
	12.5 Gbps ¹			UI

1. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

7.6

Non-Volatile Characteristics

The following section describes non-volatile characteristics.

7.6.1 FPGA Programming Cycle and Retention

The following table describes FPGA programming cycle and retention.

Table 68 • FPGA Programming Cycles vs Retention Characteristics

Programming T _j	Programming Cycles, Max	Retention Years	Retention Years at T _j
0 °C to 85 °C	1000	20	85 °C
0 °C to 100 °C	500	20	100 °C
-20 °C to 100 °C	500	20	100 °C
-40 °C to 100 °C	500	20	100 °C
-40 °C to 85 °C	1000	16	100 °C
-40 °C to 55 °C	2000	12	100 °C

Note: Power supplied to the device must be valid during programming operations such as programming and verify. Programming recovery mode is available only for in-application programming mode and requires an external SPI flash.

7.6.2 FPGA Programming Time

The following tables describe FPGA programming time.

Table 69 • Master SPI Programming Time (IAP)

Parameter	Symbol	Devices	Typ	Max	Unit
Programming time	T _{PROG}	MPF100T, TL, TS, TLS			s
		MPF200T, TL, TS, TLS	17	25	s
		MPF300T, TL, TS, TLS	26	32	s
		MPF500T, TL, TS, TLS			s

Table 70 • Slave SPI Programming Time

Parameter	Symbol	Devices	Typ	Max	Unit
Programming time	T _{PROG}	MPF100T, TL, TS, TLS			s
		MPF200T, TL, TS, TLS	41 ¹		s
		MPF300T, TL, TS, TLS	50 ¹	60	s
		MPF500T, TL, TS, TLS			s

1. SmartFusion2 with MSS running at 100 MHz, MSS_SPI_0 port running at 6.67 MHz. Bitstream stored in DDR. DirectC version 4.1.

Table 71 • JTAG Programming Time

Parameter	Symbol	Devices	Typ	Max	Unit
Programming time	T _{PROG}	MPF100T, TL, TS, TLS			s
		MPF200T, TL, TS, TLS	56		s
		MPF300T, TL, TS, TLS ¹	95		s
		MPF500T, TL, TS, TLS			s

1. Programmer: FlashPro5 with TCK 10 MHz. PC Configuration: Intel i7 at 3.6 GHz, 32 GB RAM, Windows 10.

7.6.3 FPGA Bitstream Sizes

The following table describes FPGA bitstream sizes.

Table 72 • Initialization Client Sizes

Device	Plaintext	Ciphertext
MPF100T, TL, TS, TLS		
MPF200T, TL, TS, TLS	2916 KB	3006 KB
MPF300T, TL, TS, TLS	4265 KB	4403 KB
MPF500T, TL, TS, TLS		

Note: Worst case initializing all fabric LSRAM, USRAM, and UPROM.

Table 73 • Bitstream Sizes

File	Devices	FPGA	Security	SNVM (all pages)	FPGA+ SNVM	FPGA+ Sec	SNVM+ Sec	FPGA+ SNVM+ Sec
SPI	MPF100T, TL, TS, TLS							
DAT	MPF100T, TL, TS, TLS							
SPI	MPF200T, TL, TS, TLS	5.9 MB	3.4 KB	59.7 KB	5.9 MB	5.9 MB	62.2 KB	6.0 MB
DAT	MPF200T, TL, TS, TLS	5.9 MB	7.3 KB	61.2 KB	6.0 MB	5.9 MB	66.3 KB	6.0 MB
SPI	MPF300T, TL, TS, TLS	9.3 MB	3.5 KB	59.7 KB	9.6 MB	9.5 MB	62.2 KB	9.6 MB
DAT	MPF300T, TL, TS, TLS	9.3 MB	7.6 KB	61.2 KB	9.6 MB	9.5 MB	66.3 KB	9.6 MB
SPI	MPF500T, TL, TS, TLS							
DAT	MPF500T, TL, TS, TLS							

7.6.4 Digest Cycles

Digests verify the integrity of the programmed non-volatile data. Digests are a cryptographic hash of various data areas. Any digest that reports back an error raises the digest tamper flag.

Table 74 • Maximum Number of Digest Cycles

Retention Since Programmed (N = Number Digests During that Time) ¹										
Digest T_J	Storage and Operating T_J	N ≤ 300	N = 500	N = 1000	N = 1500	N = 2000	N = 4000	N = 6000	Unit	Retention
-40 to 100	-40 to 100	20 × LF	17 × LF	12 × LF	10 × LF	8 × LF	4 × LF	2 × LF	°C	Years
-40 to 100	0 to 100	20 × LF	17 × LF	12 × LF	10 × LF	8 × LF	4 × LF	2 × LF	°C	Years
-40 to 85	-40 to 85	20 × LF	20 × LF	20 × LF	20 × LF	16 × LF	8 × LF	4 × LF	°C	Years
-40 to 55	-40 to 55	20 × LF	20 × LF	20 × LF	20 × LF	20 × LF	20 × LF	20 × LF	°C	Years

1. LF = Lifetime factor as defined by the number of programming cycles the device has seen under the conditions listed in the following table.

Table 75 • FPGA Programming Cycles Lifetime Factor

Programming T _j	Programming Cycles	LF
-40 °C to 100 °C	500	1
-40 °C to 85 °C	1000	0.8
-40 °C to 55 °C	2000	0.6

Notes:

- The maximum number of device digest cycles is 100K.
- Digests are operational only over the -40 °C to 100 °C temperature range.
- After a program cycle, an additional N digest cycles are allowed with the resultant retention characteristics for the total operating and storage temperature shown.
- Retention is specified for total device storage and operating temperature.
- All temperatures are junction temperatures (T_j).
- Example 1—500 digest cycles are performed between programming cycles. N = 500. The operating conditions are -40 °C to 85 °C T_j. 501 programming cycles have occurred. The retention under these operating conditions is $20 \times LF = 20 \times .8 = 16$ years.
- Example 2—one programming cycle has occurred, N = 1500 digest cycles have occurred. Temperature range is -40 °C to 100 °C. The resultant retention is $10 \times LF$ or 10 years over the industrial temperature range.

7.6.5 Digest Time

The following table describes digest time.

Table 76 • Digest Times

Parameter	Devices	Typ	Max	Unit
Setup time	All	2		μs
Fabric digest run time	MPF100T, TL, TS, TLS			ms
	MPF200T, TL, TS, TLS	1005	1072	ms
	MPF300T, TL, TS, TLS	1503.9	1582	ms
	MPF500T, TL, TS, TLS			ms
UFS CC digest run time	MPF100T, TL, TS, TLS			μs
	MPF200T, TL, TS, TLS	33.2	35	μs
	MPF300T, TL, TS, TLS	33.2	35	μs
	MPF500T, TL, TS, TLS			μs
sNVM digest run time ¹	MPF100T, TL, TS, TLS			ms
	MPF200T, TL, TS, TLS	4.4	4.8	ms
	MPF300T, TL, TS, TLS	4.4	4.8	ms
	MPF500T, TL, TS, TLS			ms
UFS UL digest run time	MPF100T, TL, TS, TLS			μs
	MPF200T, TL, TS, TLS	46.6	48.8	μs
	MPF300T, TL, TS, TLS	46.6	48.8	μs
	MPF500T, TL, TS, TLS			μs
User key digest run time ²	MPF100T, TL, TS, TLS			μs
	MPF200T, TL, TS, TLS	525.4	543.3	μs
	MPF300T, TL, TS, TLS	525.4	543.3	μs
	MPF500T, TL, TS, TLS			μs

Parameter	Devices	Typ	Max	Unit
UFS UPERM digest run time	MPF100T, TL, TS, TLS			μs
	MPF200T, TL, TS, TLS	33.2	34.9	μs
	MPF300T, TL, TS, TLS	33.2	34.9	μs
	MPF500T, TL, TS, TLS			μs
Factory digest run time	MPF100T, TL, TS, TLS			μs
	MPF200T, TL, TS, TLS	493.6	510.1	μs
	MPF300T, TL, TS, TLS	493.6	510.1	μs
	MPF500T, TL, TS, TLS			μs

1. The entire sNVM is used as ROM.
2. Valid for user key 0 through 6.

Note: These times do not include the power-up to functional timing overhead when using digest checks on power-up.

7.6.6 Zeroization Time

The following tables describe zeroization time. A zeroization operation is counted as one programming cycle.

Table 77 • Zeroization Times for MPF100T, TL, TS, and TLS Devices

Parameter	Typ	Max	Unit	Conditions
Time to enter zeroization			ms	Zip flag set
Time to destroy the fabric data ¹			ms	Data erased
Time to destroy data in non-volatile memory (like new) ^{1, 2}			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (recoverable) ^{1, 3}			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (non-recoverable) ^{1, 4}			ms	One iteration of scrubbing
Time to scrub the fabric data ¹			s	Full scrubbing
Time to scrub the pNVM data (like new) ^{1, 2}			s	Full scrubbing
Time to scrub the pNVM data (recoverable) ^{1, 3}			s	Full scrubbing
Time to scrub the fabric data pNVM data (non-recoverable) ^{1, 4}			s	Full scrubbing
Time to verify ⁵			s	

1. Total completion time after entering zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

Table 78 • Zeroization Times for MPF200T, TL, TS, and TLS Devices

Parameter	Typ	Max	Unit	Conditions
Time to enter zeroization			ms	Zip flag set
Time to destroy the fabric data ¹			ms	Data erased
Time to destroy data in non-volatile memory (like new) ^{1, 2}			ms	One iteration of scrubbing

Parameter	Typ	Max	Unit	Conditions
Time to destroy data in non-volatile memory (recoverable) ^{1,3}			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (non-recoverable) ^{1,4}			ms	One iteration of scrubbing
Time to scrub the fabric data ¹			s	Full scrubbing
Time to scrub the pNVM data (like new) ^{1,2}			s	Full scrubbing
Time to scrub the pNVM data (recoverable) ^{1,3}			s	Full scrubbing
Time to scrub the fabric data pNVM data (non-recoverable) ^{1,4}			s	Full scrubbing
Time to verify ⁵			s	

1. Total completion time after interning zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

Table 79 • Zeroization Times for MPF300T, TL, TS, and TLS Devices

Parameter	Typ	Max	Unit	Conditions
Time to enter zeroization			ms	Zip flag set
Time to destroy the fabric data ¹			ms	Data erased
Time to destroy data in non-volatile memory (like new) ^{1,2}			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (recoverable) ^{1,3}			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (non-recoverable) ^{1,4}			ms	One iteration of scrubbing
Time to scrub the fabric data ¹			s	Full scrubbing
Time to scrub the pNVM data (like new) ^{1,2}			s	Full scrubbing
Time to scrub the pNVM data (recoverable) ^{1,3}			s	Full scrubbing
Time to scrub the fabric data pNVM data (non-recoverable) ^{1,4}			s	Full scrubbing
Time to verify ⁵			s	

1. Total completion time after interning zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

Table 80 • Zeroization Times for MPF500T, TL, TS, and TLS Devices

Parameter	Typ	Max	Unit	Conditions
Time to enter zeroization			ms	Zip flag set
Time to destroy the fabric data ¹			ms	Data erased
Time to destroy data in non-volatile memory (like new) ^{1,2}			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (recoverable) ^{1,3}			ms	One iteration of scrubbing

Parameter	Type	Max	Unit	Conditions
Time to destroy data in non-volatile memory (non-recoverable) ^{1,4}		ms		One iteration of scrubbing
Time to scrub the fabric data ¹		s		Full scrubbing
Time to scrub the pNVM data (like new) ^{1,2}		s		Full scrubbing
Time to scrub the pNVM data (recoverable) ^{1,3}		s		Full scrubbing
Time to scrub the fabric data pNVM data (non-recoverable) ¹		s		Full scrubbing
Time to verify ⁵		s		

1. Total completion time after entering zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

7.6.7 Verify Time

The following tables describe verify time.

Table 81 • Standalone Fabric Verify Times

Parameter	Devices	Max	Unit
Standalone verification over JTAG	MPF100T, TL, TS, TLS		s
	MPF200T, TL, TS, TLS	53 ¹	s
	MPF300T, TL, TS, TLS	90 ¹	s
	MPF500T, TL, TS, TLS		s
Standalone verification over SPI	MPF100T, TL, TS, TLS		s
	MPF200T, TL, TS, TLS	37 ²	s
	MPF300T, TL, TS, TLS	55 ²	s
	MPF500T, TL, TS, TLS		s

1. Programmer: FlashPro5, TCK 10 MHz; PC configuration: Intel i7 at 3.6 GHz, 32 GB RAM, Windows 10.
2. SmartFusion2 with MSS running at 100 MHz, MSS_SPI_0 port running at 6.67 MHz. DirectC version 4.1.

Notes:

- Standalone verify is limited to 2,000 total device hours over the industrial –40 °C to 100 °C temperature.
- Use the digest system service, for verify device time more than 2,000 hours.
- Standalone verify checks the programming margin on both the P and N gates of the push-pull cell.
- Digest checks only the P side of the push-pull gate. However, the push-pull gates work in tandem. Digest check is recommended if users believe they will exceed the 2,000-hour verify time specification.

Table 82 • Verify Time by Programming Hardware

Devices	IAP	FlashPro4	FlashPro5	BP	Silicon Sculptor	Units
MPF100T, TL, TS, TLS						
MPF200T, TL, TS, TLS	9	67	53			s
MPF300T, TL, TS, TLS	14	95	90			s

Devices	IAP	FlashPro4	FlashPro5	BP	Silicon Sculptor	Units
MPF500T, TL, TS, TLS						

Notes:

- FlashPro4 4 MHz TCK.
- FlashPro5 10 MHz TCK.
- PC configuration: Intel i7 at 3.6 GHz, 32 GB RAM, Windows 10.

Table 83 • Verify System Services

Parameter	Symbol	ServiceID	Devices	Typ	Max	Unit
In application verify by index	T _{IAP_Ver_Index}	44H	MPF100T, TL, TS, TLS			s
			MPF200T, TL, TS, TLS	8.2	9	s
			MPF300T, TL, TS, TLS	12.4	13	s
			MPF500T, TL, TS, TLS			s
In application verify by SPI address	T _{IAP_Ver_Addr}	45H	MPF100T, TL, TS, TLS			s
			MPF200T, TL, TS, TLS	8.2	9	s
			MPF300T, TL, TS, TLS	12.4	13	s
			MPF500T, TL, TS, TLS			s

7.6.8 Authentication Time

The following tables describe authentication system service time.

Table 84 • Authentication Services

Parameter	Symbol	ServiceID	Devices	Typ	Max	Unit
Bitstream Authentication	T _{BIT_AUTH}	22H	MPF100T, TL, TS, TLS			s
			MPF200T, TL, TS, TLS	3.3	3.7	s
			MPF300T, TL, TS, TLS	4.9	5.4	s
			MPF500T, TL, TS, TLS			s
IAP Image Authentication	T _{IAP_AUTH}	23H	MPF100T, TL, TS, TLS			s
			MPF200T, TL, TS, TLS	3.3	3.7	s
			MPF300T, TL, TS, TLS	4.9	5.4	s
			MPF500T, TL, TS, TLS			s

7.6.9 Secure NVM Performance

The following table describes secure NVM performance.

Table 85 • sNVM Read/Write Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Plain text programming		7.0	7.2	7.9	ms	
Authenticated text programming		7.2	7.4	9.4	ms	
Authenticated and encrypted text programming		7.2	7.4	9.4	ms	
Authentication R/W 1st access from power-up overhead	T _{PUF_OVHD}		100	111	ms	From T _{FAB_READY}
Plain text read		7.67	7.79	8.2	μs	

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Authenticated text read		113.25	114.02	118.5	μs	
Authenticated and decrypted text read		159.59	160.53	166.5	μs	

Notes:

- Page size= 252 bytes (non-authenticated), 236 bytes (authenticated).
- Only page reads and writes allowed.
- T_{PUF_OVHD} is an additional time that occurs on the first R/W, after cold or warm boot, to sNVM using authenticated or encrypted text.

7.6.10 Secure NVM Programming Cycles

The following table describes secure NVM programming cycles.

Table 86 • sNVM Programming Cycles vs. Retention Characteristics

Programming Temperature	Programming Cycles per Page, Max	Programming Cycles per Block, Max	Retention Years
-40 °C to 100 °C	10,000	100,000	20
-40 °C to 85 °C	10,000	100,000	20
-40 °C to 55 °C	10,000	100,000	20

Note: Page size = 128 bytes. Block size = 56 KBytes.

7.7 System Services

This section describes system switching and throughput characteristics.

7.7.1 System Services Throughput Characteristics

The following table describes system services throughput characteristics.

Table 87 • System Services Throughput Characteristics

Parameter	Symbol	Service ID	Typ	Max	Unit	Conditions
Serial number	T_{Serial}	00H	65	67	μs	
User code	T_{User}	01H	0.8	1.05	μs	
Design information	T_{Design}	02H	2.4	2.7	μs	
Device certificate	T_{Cert}	03H	255	271	ms	
Read digests	T_{digest_read}	04H	201	215	μs	
Query security locks	T_{sec_Query}	05H	15	17	μs	
Read debug information	T_{Rd_debug}	06H	34	38	μs	
Reserved		07H–0FH				
Secure NVM write plain text	$T_{SNVM_Wr_Plain}$	10H				Note 1
Secure NVM write authenticated plain text	$T_{SNVM_Wr_Auth}$	11H				Note 1
Secure NVM write authenticated cipher text	$T_{SNVM_Wr_Cipher}$	12H				Note 1
Reserved		13H–17H				

Parameter	Symbol	Service ID	Typ	Max	Unit	Conditions
Secure NVM read	T _{SNVM_Rd}	18H				Note 1
Digital signature service raw	T _{SIG_RAW}	19H	174	187	ms	
Digital signature service DER	T _{SIG_DER}	1AH	174	187	ms	
Reserved		1BH–1FH				
PUF emulation	T _{Challenge}	20H	1.8	2.0	ms	
Nonce service	T _{Nonce}	21H	1.2	1.4	ms	
Bitstream authentication	T _{BIT_AUTH}	22H				Note 4
IAP Image authentication	T _{IAP_AUTH}	23H				Note 4
Reserved		26H–3FH				
In application programming by index	T _{IAP_Prg_Index}	42H				Note 2
In application programming by SPI address	T _{IAP_Prg_Addr}	43H				Note 2
In application verify by index	T _{IAP_Ver_Index}	44H				Note 5
In application verify by SPI address	T _{IAP_Ver_Addr}	45H				Note 5
Auto update	T _{AutoUpdate}	46H				Note 2
Digest check	T _{Digest_chk}	47H				Note 3

1. See [sNVM Read/Write Characteristics \(see page 58\)](#).
2. See [SPI Master Programming Time \(see page 52\)](#).
3. See [Digest Times \(see page 54\)](#).
4. See [Authentication Services Time \(see page 58\)](#).
5. See [Verify Services Time \(see page 58\)](#).
6. Throughputs described are measured from SS_REQ assertion to BUSY de-assertion.

7.8

Fabric Macros

This section describes switching characteristics of UJTAG, UJTAG_SEC, USPI, system controller, and temper detectors and dynamic reconfiguration details.


7.8.1

UJTAG Switching Characteristics

The following section describes characteristics of UJTAG switching.

Table 88 • UJTAG Performance Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Condition
TCK frequency	F _{TCK}			25	MHz	

Figure 3 • UJTAG Timing Diagram

7.8.2 UJTAG_SEC Switching Characteristics

The following table describes characteristics of UJTAG_SEC switching.

Table 89 • UJTAG Security Performance Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Condition
TCK frequency	f_{TCK}				MHz	


7.8.3 USPI Switching Characteristics

The following section describes characteristics of USPI switching.

Table 90 • SPI Macro Interface Timing Characteristics

Parameter	Symbol	$V_{DDI} = 3.3\text{ V}$ Max	$V_{DDI} = 2.5\text{ V}$ Max	$V_{DDI} = 1.8\text{ V}$ Max	$V_{DDI} = 1.5\text{ V}$ Max	$V_{DDI} = 1.2\text{ V}$ Max	Unit
Propagation delay from the fabric to pins ¹	TPD_MOSI	0.8	1	1.2	1.4	1.6	ns
	TPD_MISO	3.5	3.75	4	4.25	4.5	ns
	TPD_SS	3.5	3.75	4	4.25	4.5	ns
	TPD_SCK	3.5	3.75	4	4.25	4.5	ns
	TPD_MOSI_OE	3.5	3.75	4	4.25	4.5	ns
	TPD_SS_OE	3.5	3.75	4	4.25	4.5	ns
	TPD_SCK_OE	3.5	3.75	4	4.25	4.5	ns

- Assumes CL of the relevant I/O standard as described in the input and output delay measurement tables.

Figure 4 • USPI Switching Characteristics

7.8.4 Tamper Detectors

The following section describes tamper detectors.

Table 91 • ADC Conversion Rate

Parameter	Description	Min	Typ ¹	Max
T _{CONV1}	Time from enable changing from zero to non-zero value to first conversion completes. Minimum value applies when POWEROFF = 0.	420 μ s		470 μ s
T _{CONVN}	Time between subsequent channel conversions.		480 μ s	
T _{SETUP}	Data channel and output to valid asserted. Data is held until next conversion completes, that is >480 μ s.	0 ns		
T _{VALID²}	Width of the valid pulse.	1.625 μ s		2 μ s
T _{RATE}	Time from start of first set of conversions to the start of the next set. Can be considered as the conversion rate. Is set by the conversion rate parameter.	480 μ s	Rate \times 32 μ s	8128 μ s

1. Min, typ, and max refer to variation due to functional configuration and the raw TVS value. The actual internal correction time will vary based on the raw TVS value.
2. The pulse width varies depending on the time taken to complete the internal calibration multiplication, this can be up to 375 ns.

Note: Once the TVS block is active, the enable signal is sampled 25 ns before the falling edge of valid. The next enabled channel in the sequence 0-1-2-3 is started; that is, if channel 0 has just completed and only channels 0 and 3 are enabled, the next channel will be 3. When all the enabled channels in the sequence 0-1-2-3 are completed, the TVS waits for the conversion rate timer to expire. The enable signal may be changed at any time if it changes to 4'b0000 while valid is asserted (and 25 ns before valid is de-asserted), then no further conversions will be started.

Table 92 • Temperature and Voltage Sensor Electrical Characteristics

Parameter	Min	Typ	Max	Unit	Condition
Temperature sensing range	-40		125	°C	
Temperature sensing accuracy	-10		10	°C	

Parameter	Min	Typ	Max	Unit	Condition
Voltage sensing range	0.9	2.8	V		
Voltage sensing accuracy	-1.5	1.5	%		

Table 93 • Tamper Macro Timing Characteristics—Flags and Clearing

Parameter	Symbol	Typ	Max	Unit
From event detection to flag generation				
	T _{JTAG_ACTIVE} ^{1, 2}	45	52	ns
	T _{MESH_ERR} ²	1.8	2.2	μs
	T _{CLK_GLITCH} ^{1, 2}			ns
	T _{CLK_FREQ} ^{1, 2}			μs
	T _{LOW_1P05} ²	70	108	μs
	T _{HIGH_1P8} ²	85	120	μs
	T _{HIGH_2P5} ²	130	520	μs
	T _{GLITCH_1P05} ²			μs
	T _{SECDEC} ^{1, 2}			μs
	T _{DRI_ERR} ²	14	18	μs
	T _{WDOG} ^{1, 2}			μs
	T _{LOCK_ERR} ²			μs
Time from system controller instruction execution to flag generation				
	T _{INST_BUF_ACCESS} ^{2, 3}	4	5	μs
	T _{INST_DEBUG} ^{2, 3}	3.3	4	μs
	T _{INST_CHK_DIGEST} ^{2, 3}	1.8	3	μs
	T _{INST_EC_SETUP} ^{2, 3}	1.8	2	μs
	T _{INST_FACT_PRIV} ^{2, 3}	3.8	5	μs
	T _{INST_KEY_VAL} ^{2, 3}	2.5	3.1	μs
	T _{INST_MISC} ^{2, 3}	1.5	2	μs
	T _{INST_PASSCODE_MATCH} ^{2, 3}	2.5	3	μs
	T _{INST_PASSCODE_SETUP} ^{2, 3}	4.2	5	μs
	T _{INST_PROG} ^{2, 3}	3.8	4.1	μs
	T _{INST_PUB_INFO} ^{2, 3}	4	4.5	μs
	T _{INST_ZERO_RECO} ^{2, 3}	2.5	3	μs
	T _{INST_PASSCODE_FAIL} ^{2, 3}	170	180	μs
	T _{INST_KEY_VAL_FAIL} ^{2, 3}	92	110	μs
	T _{INST_UNUSED} ^{2, 3}	4	5	μs
Time from sending the CLEAR to deassertion on FLAG	T _{CLEAR_FLAG}	17	23	ns

1. Not available during Flash*Freeze.
2. The timing does not impact the user design, but it is useful for security analysis.
3. System service requests from the fabric will interrupt the system controller delaying the generation of the flag.

Table 94 • Tamper Macro Response Timing Characteristics

Parameter	Symbol	Typ	Max	Unit
Time from triggering the response to all I/Os disabled	T _{I_O_DISABLE}	40	50	ns

Parameter	Symbol	Typ	Max	Unit
Time from negation of RESPONSE to all I/Os re-enabled	T _{CLR_IO_DISABLE}	28	38	μs
Time from triggering the response to security locked	T _{LOCKDOWN}			ns
Time from negation of RESPONSE to earlier security unlock condition	T _{CLR_LOCKDOWN}			ns
Time from triggering the response to device enters RESET	T _{tr_RESET}	11.7	14	μs
Time from triggering the response to start of zeroization	T _{tr_ZEROISE}	7.4	8.2	ms

7.8.5 System Controller Suspend Switching Characteristics

The following table describes the characteristics of system controller suspend switching.

Table 95 • System Controller Suspend Entry and Exit Characteristics

Parameter	Symbol	Definition	Typ	Max	Unit
Time from TRSTb falling edge to SUSPEND_EN signal assertion	T _{suspend_Tr} ^{1, 2}	Suspend entry time from TRST_N assertion	42	44	ns
Time from TRSTb rising edge to ACTIVE signal assertion	T _{suspend_exit}	Suspend exit time from TRST_N negation	361	372	ns

1. ACTIVE indicates that the system controller is inactive or active regardless of the state of SUSPEND_EN.
2. ACTIVE signal must never be asserted with SUSPEND_EN is asserted.

7.8.6 Dynamic Reconfiguration Interface

The following table provides interface timing information for the DRI, which is an embedded APB slave interface within the FPGA fabric that does not use FPGA resources.

Table 96 • Dynamic Reconfiguration Interface Timing Characteristics

Parameter	Symbol	Max	Unit
PCLK frequency	F _{PD_PCLK}	200	MHz


7.9

Power-Up to Functional Timing

Microsemi non-volatile FPGA technology offers the fastest boot-time of any mid-range FPGA in the market. The following tables describes both cold-boot (from power-on) and warm-boot (assertion of DEVRST_N pin or assertion of reset from the tamper macro) timing. The power-up diagrams assume all power supplies to the device are stable.

7.9.1 Power-On (Cold) Reset Initialization Sequence


The following cold reset timing diagram shows the initialization sequencing of the device.

Figure 5 • Cold Reset Timing**Notes:**

- The previous diagram shows the case where VDDI/VDDAUX of I/O banks are powered either before or sufficiently soon after VDD/VDD18/VDD25 that the I/O bank enable time is measured from the assertion time of VDD/VDD18/VDD25 (that is, the PUFT specification). If VDDI/VDDAUX of I/O banks are powered sufficiently after VDD/VDD18/VDD25, then the I/O bank enable time is measured from the assertion of VDDI/VDDAUX and is not specified by the PUFT specification. In this case, I/O operation is indicated by the assertion of BANK_i_VDDI_STATUS, rather than being measured relative to FABRIC_POR_N negation.
- AUTOCALIB_DONE assertion indicates the completion of calibration for any I/O banks specified by the user for auto-calibration. AUTOCALIB_DONE asserts independently of DEVICE_INIT_DONE. It may assert before or after DEVICE_INIT_DONE and is determined by the following:
 - How long after VDD/VDD18/VDD25 that VDDI/VDDAUX are powered on. Note that if any of the user-specified I/O banks are not powered on within the auto-calibration timeout window, then AUTOCALIB_DONE doesn't assert until after this timeout.
 - The specified ramp times of VDDI of each I/O bank designated for auto-calibration.
 - How much auto-initialization is to be performed for the PCIe, SERDES transceivers, and fabric SRAMs.
 - If any of the I/O banks specified for auto-calibration do not have their VDDI/VDDAUX powered on within the auto-calibration timeout window, then it will be approximately auto-calibrated whenever VDDI/VDDAUX is subsequently powered on. To obtain an accurate calibration however, on such IO banks, it is necessary to initiate a re-calibration (using CALIB_START from fabric).
 - AVM_ACTIVE only asserts if avionics mode is being used. It is asserted when the later of DEVICE_INIT_DONE or AUTOCALIB_DONE assert.

7.9.2**Warm Reset Initialization Sequence**

The following warm reset timing diagram shows the initialization sequencing of the device when either DEVRST_N or TAMPER_RESET_DEVICE signals are asserted.

Figure 6 • Warm Reset Timing

7.9.3 Power-On Reset Voltages

7.9.3.1 Main Supplies

The start of power-up to functional time (T_{PUFT}) is defined as the point at which the latest of the main supplies (VDD, VDD18, VDD25) reach the reference voltage levels specified in the following table. This starts the process of releasing the reset of the device and powering on the FPGA fabric and IOs.

Table 97 • POR Ref Voltages

Supply	Power-On Reset Start Point (V)	Note
VDD	0.95	Applies to both 1.0 V and 1.05 V operation.
VDD18	1.71	
VDD25	2.25	

7.9.3.2 I/O-Related Supplies

For the I/Os to become functional (for low speed, sub 400 MHz operation), the (per-bank) I/O supplies (VDDI, VDDAUX) must reach the trip point voltage levels specified in the following table and the main supplies above must also be powered on.

Table 98 • I/O-Related Supplies

Supply	I/O Power-Up Start Point (V)
VDDI	0.85
VDDAUX	1.6

There are no sequencing requirements for the power supplies. However, VDDI3 must be valid at the same time as the main supplies. The other IO supplies (VDDI, VDDAUX) have no effect on power-up of FPGA fabric (that is, the fabric still powers up even if the IO supplies of some IO banks remain powered off).

7.9.4 Design Dependence of T PUF and T WRFT

Some phases of the device initialization are user design-dependent, as the device automatically initializes certain resources to user-specified configurations if those resources are used in the design. It is necessary to compute the overall power-up to functional time by referencing the following tables and adding the relevant phases, according to the design configuration. The following equation refers to timing parameters specified in the above timing diagrams. Please note T_{PCIE} , T_{XCVR} , T_{LSRAM} , and T_{USRAM} can be found in the PolarFire FPGA device power-up and resets user guide UG0725.

$$T_{PUFT} = T_{FAB_READY(cold)} + \max((T_{PCIE} + T_{XCVR} + T_{LSRAM} + T_{USRAM}), T_{CALIB})$$

$$T_{WRFT} = T_{FAB_READY(warm)} + \max((T_{PCIE} + T_{XCVR} + T_{LSRAM} + T_{USRAM}), T_{CALIB})$$

Note: T_{PCIE} , T_{XCVR} , T_{LSRAM} , T_{USRAM} , and T_{CALIB} are common to both cold and warm reset scenarios.

Auto-initialization of FPGA (if required) occurs in parallel with I/O calibration. The device may be considered fully functional only when the later of these two activities has finished, which may be either one, depending on the configuration, as may be calculated from the following tables. Note that I/O calibration may extend beyond T_{PUFT} (as I/O calibration process is independent of main device power-on and is instead dependent on I/O bank supply relative power-on time and ramp times). The previous timing diagram for power-on initialization shows the earliest that I/Os could be enabled, if the I/O power supplies are powered on before or at the same time as the main supplies.

7.9.5 Cold Reset to Fabric and I/Os (Low Speed) Functional

The following table specifies the minimum, typical, and maximum times from the power supplies reaching the above trip point levels until the FPGA fabric is operational and the FPGA IOs are functional for low-speed (sub 400 MHz) operation.

Table 99 • Cold Boot

Power-On (Cold) Reset to Fabric and I/O Operational	Min	Typ	Max	Unit
Time when input pins start working – $T_{IN_ACTIVE(cold)}$	1.17	4.51	7.84	ms
Time when weak pull-ups are enabled – $T_{PU_PD_ACTIVE(cold)}$	1.17	4.51	7.84	ms
Time when fabric is operational – $T_{FAB_READY(cold)}$	1.20	4.54	7.87	ms
Time when output pins start driving – $T_{OUT_ACTIVE(cold)}$	1.22	4.56	7.89	ms

7.9.6 Warm Reset to Fabric and I/Os (Low Speed) Functional

The following table specifies the minimum, typical, and maximum times from the negation of the warm reset event until the FPGA fabric is operational and the FPGA IOs are functional for low-speed (sub 400 MHz) operation.

Table 100 • Warm Boot

Warm Reset to Fabric and I/O Operational	Min	Typ	Max	Unit
Time when input pins start working – $T_{IN_ACTIVE(warm)}$	0.91	1.76	2.62	ms
Time when weak pull-ups/pull-downs are enabled – $T_{PU_PD_ACTIVE(warm)}$	0.91	1.76	2.62	ms
Time when fabric is operational – $T_{FAB_READY(warm)}$	0.94	1.79	2.65	ms
Time when output pins start driving – $T_{OUT_ACTIVE(warm)}$	0.96	1.81	2.67	ms

7.9.7 Miscellaneous Initialization Parameters

In the following table, T_{FAB_READY} refers to either $T_{FAB_READY(cold)}$ or $T_{FAB_READY(warm)}$ as specified in the previous tables, depending on whether the initialization is occurring as a result of a cold or warm reset, respectively.

Table 101 • Cold and Warm Boot

Parameter	Symbol	Min	Typ	Max	Unit	Condition
The time from T_{FAB_READY} to ready to program through JTAG/SPI-Slave		0	0	0	ms	
The time from T_{FAB_READY} to auto-update start			$T_{PUF_OVHD}^1$	$T_{PUF_OVHD}^1$	ms	
The time from T_{FAB_READY} to programming recovery start			$T_{PUF_OVHD}^1$	$T_{PUF_OVHD}^1$	ms	
The time from T_{FAB_READY} to the tamper flags being available	T_{TAMPER_READY}	0	0	0	ms	
The time from T_{FAB_READY} to the Athena Crypto co-processor being available (for S devices only)	T_{CRYPTO_READY}	0	0	0	ms	

1. Programming depends on the PUF to power up. Refer to T_{PUF_OVHD} at section [Secure NVM Performance](#) (see page 58).

7.9.8 I/O Calibration

The following tables specify the initial I/O calibration time for the fastest and slowest supported VDDI ramp times of 0.2 ms to 50 ms, respectively. This only applies to I/O banks specified by the user to be auto-calibrated.

Table 102 • I/O Initial Calibration Time (TCALIB)

Ramp Time	Min (ms)	Max (ms)	Condition
0.2 ms	0.98	2.63	Applies to HSIO and GPIO banks
50 ms	41.62	62.19	Applies to HSIO and GPIO banks

Notes:

- The user may specify any VDDI ramp time in the range specified above. The nominal initial calibration time is given by the specified VDDI ramp time plus 2 ms.
- In order for IO calibration to start, VDDI and VDDAUX of the I/O bank must be higher than the trip point levels specified in [I/O-Related Supplies](#) (see page 66).

Table 103 • I/O Fast Recalibration Time (TRECALIB)

I/O Type	Min (ms)	Typ (ms)	Max (ms)	Condition
GPIO bank	0.16	0.20	0.24	GPIO configured for 3.3 V operation
HSIO bank	0.20	0.25	0.30	HSIO configured for 1.8 V operation

Note: In order to obtain fast re-calibration, the user must assert the relevant clock request signal from the FPGA fabric to the I/O bank controller.

The following table describes the time to enter Flash*Freeze Mode and to exit Flash*Freeze mode.

Table 104 • Flash*Freeze

Parameter	Symbol	Min	Typ	Max	Unit	Condition
The time from Flash*Freeze entry command to the Flash*Freeze state	T _{FF_ENTRY}		59		μs	
The time from Flash*Freeze exit pin assertion to fabric operational state	T _{FF_FABRIC_UP}		133		μs	
The time from Flash*Freeze exit pin assertion to I/Os operational	T _{FF_IO_ACTIVE}		143		μs	

7.10 Dedicated Pins

The following section describes the dedicated pins.

7.10.1 JTAG Switching Characteristics

The following table describes characteristics of JTAG switching.

Table 105 • JTAG Electrical Characteristics

Symbol	Description	Min	Typ	Max	Unit	Condition
T _{DISU}	TDI input setup time	0.0			ns	
T _{DIHD}	TDI input hold time	2.0			ns	
T _{TMSSU}	TMS input setup time	1.5			ns	
T _{TMSHD}	TMS input hold time	1.5			ns	
F _{TCK}	TCK frequency		25		MHz	
T _{TCKDC}	TCK duty cycle	40	60		%	
T _{TDOQO}	TDO clock to Q out		8.4	ns	C _{LOAD} = 40 pf	
T _{TRSTBCQ}	TRSTB clock to Q out		23.5	ns	C _{LOAD} = 40 pf	
T _{TRSTBPW}	TRSTB min pulse width	50			ns	
T _{TRSTBREM}	TRSTB removal time	0.0			ns	
T _{TRSTBREC}	TRSTB recovery time	12.0			ns	
C _{IN_TDI}	TDI input pin capacitance		5.3	pf		
C _{IN_TMS}	TMS input pin capacitance		5.3	pf		
C _{IN_TCK}	TCK input pin capacitance		5.3	pf		
C _{IN_TRSTB}	TRSTB input pin capacitance		5.3	pf		

7.10.2 SPI Switching Characteristics

The following tables describe characteristics of SPI switching.

Table 106 • SPI Master Mode (PolarFire Master) During Programming

Parameter	Symbol	Min	Typ	Max	Unit	Condition
SCK frequency	F _{MSCK}			20	MHz	

Table 107 • SPI Master Mode (PolarFire Master) During Device Initialization

Parameter	Symbol	Min	Typ	Max	Unit	Condition
SCK frequency	F _M SCK			40	MHz	

Table 108 • SPI Slave Mode (PolarFire Slave)

Parameter	Symbol	Min	Typ	Max	Unit	Condition
SCK frequency	F _S SCK			80	MHz	

7.10.3 SmartDebug Probe Switching Characteristics

The following table describes characteristics of SmartDebug probe switching.

Table 109 • SmartDebug Probe Performance Characteristics

Parameter	Symbol	V _{DD} = 1.0 V STD	V _{DD} = 1.0 V – 1	V _{DD} = 1.05 V STD	V _{DD} = 1.05 V – 1	Unit
Maximum frequency of probe signal	F _{MAX}	100	100	100	100	MHz
Minimum delay of probe signal	T _{Min_delay}	13	12	13	12	ns
Maximum delay of probe signal	T _{Max_delay}	13	12	13	12	ns

7.10.4 DEVRST_N Switching Characteristics

The following table describes characteristics of DEVRST_N switching.

Table 110 • DEVRST_N Electrical Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Condition
DEVRST_N ramp rate	DR _{RAMP}		10		μs	It must be a normal clean digital signal, with typical rise and fall times
DEVRST_N assert time	DR _{ASSERT}	1			μs	The minimum time for DEVRST_N assertion to be recognized
DEVRST_N de-assert time	DR _{DEASSERT}		2.75		ms	The minimum time DEVRST_N needs to be de-asserted before assertion

7.10.5 FF_EXIT Switching Characteristics

The following table describes characteristics of FF_EXIT switching.

Table 111 • FF_EXIT Electrical Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Condition
FF_EXIT_N ramp rate	FF _{RAMP}		10		μs	
Minimum FF_EXIT_N assert time	FF _{ASSERT}	1			μs	The minimum time for FF_EXIT_N to be recognized
Minimum FF_EXIT_N de-assert time	FF _{DEASSERT}	170			μs	The minimum time FF_EXIT_N needs to be de-asserted before assertion

7.11 User Crypto

The following section describes user crypto.

7.11.1 TeraFire 5200B Switching Characteristics

The following table describes TeraFire 5200B switching characteristics.

Table 112 • TeraFire F5200B Switching Characteristics

Parameter	Symbol	VDD = 1.0 V STD	VDD = 1.0 V – 1	VDD = 1.05 V STD	VDD = 1.05 V – 1	Unit	Condition
Operating frequency	F _{MAX}	189		189		MHz	–40 °C to 100 °C

7.11.2 TeraFire 5200B Throughput Characteristics

The following tables for each algorithm describe the TeraFire 5200B throughput characteristics.

Note: Throughput cycle count collected with Athena TeraFire Core and RISCV running at 100 MHz.

Table 113 • AES

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
AES-ECB-128 encrypt ¹	128	515	1095
	64K	50157	933
AES-ECB-128 decrypt ¹	128	557	1760
	64K	48385	1524
AES-ECB-256 encrypt ¹	128	531	1203
	64K	58349	1203
AES-ECB-256 decrypt ¹	128	589	1676
	64K	56673	1671
AES-CBC-256 encrypt ¹	128	576	1169
	64K	52547	1169
AES-CBC-256 decrypt ¹	128	585	1744
	64K	48565	1652
AES-GCM-128 encrypt ¹ , 128-bit tag, (full message encrypted/authenticated)	128	1925	2740
	64K	60070	2158
AES-GCM-256 encrypt ¹ , 128-bit tag, (full message encrypted/authenticated)	128	1973	2268
	64K	60102	2151

- With DPA counter measures.

Table 114 • GMAC

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
AES-GCM-256 ¹ , 128-bit tag, (message is only authenticated)	128	1863	2211

1. With DPA counter measures.

Table 115 • HMAC

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
HMAC-SHA-256 ¹ , 256-bit key	512	7477	2361
	64K	88367	2099
HMAC-SHA-384 ¹ , 384-bit key	1024	13049	2257
	64K	106103	2153

1. With DPA counter measures.

Table 116 • CMAC

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
AES-CMAC-256 ¹ (message is only authenticated)	128	446	9058
	64K	45494	111053

1. With DPA counter measures.

Table 117 • KEY TREE

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
128-bit nonce + 8-bit optype		102457	2751
256-bit nonce + 8-bit optype		103218	2089

Table 118 • SHA

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
SHA-1 ¹	512	2386	1579
	64K	77576	990
SHA-256 ¹	512	2516	884
	64K	84752	938
SHA-384 ¹	1024	4154	884
	64K	100222	938
SHA-512 ¹	1024	4154	881
	64K	100222	935

1. With DPA counter measures.

Table 119 • ECC

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
ECDSA SigGen, P-384/SHA-384 ¹	1024	12528912	6944
	8K	12540448	5643
ECDSA SigGen, P-384/SHA-384	1024	5502928	6155

ECDSA SigVer, P-384/SHA-384	1024 8K	6421841 6273510	5759 5759
Key Agreement (KAS), P-384		5039125	6514
Point Multiply, P-256 ¹		5176923	4482
Point Multiply, P-384 ¹		12043199	5319
Point Multiply, P-521 ¹		26887187	6698
Point Addition, P-384		3018067	5779
KeyGen (PKG), P-384		12055368	6908
Point Verification, P-384		5091	3049

1. With DPA counter measures.

Table 120 • IFC (RSA)

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
Encrypt, RSA-2048, e=65537	2048	436972	8,972
Encrypt, RSA-3072, e=65537	3072	962162	12,583
Decrypt, RSA-2048 ¹ , CRT	2048	26862392	15900
Decrypt, RSA-3072 ¹ , CRT	3072	75153782	22015
Decrypt, RSA-4096, CRT	4096	89235615	23710
Decrypt, RSA-3072, CRT	3072	37880180	18638
SigGen, RSA-3072/SHA-384 ¹ ,CRT, PKCS #1 V 1.5	1024 8K	75197644 75213653	20032 19303
SigGen, RSA-3072/SHA-384, PKCS #1, V 1.5	1024 8K	148090970 148102576	14642 13936
SigVer, RSA-3072/SHA-384, e = 65537, PKCS #1 V 1.5	1024 8K	970991 982011	12000 11769
SigVer, RSA-2048/SHA-256, e = 65537, PKCS #1 V 1.5	1024 8K	443493 453007	8436 8436
SigGen, RSA-3072/SHA-384, ANSI X9.31	1024 8K	147138254 147155896	13945 13523
SigVer, RSA-3072/SHA-384, e = 65537, ANSI X9.31	1024 8K	973269 983255	11313 11146

1. With DPA counter measures.

Table 121 • FFC (DH)

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
SigGen, DSA-3072/SHA-384 ¹	1024 8K	27932907 27942415	13969 13501
SigGen, DSA-3072/SHA-384	1024	12086356	13602
SigVer, DSA-3072/SHA-384	1024 8K	24597916 24229420	15662 15133

SigVer, DSA-2048/SHA-256	1024	9810527	10884
	8K	9597000	10719
Key Agreement (KAS), DH-3072 ($p=3072$, security=256)		4920705	9338
Key Agreement (KAS), DH-3072 ($p=3072$, security=256) ¹		78914533	9083

- With DPA counter measures.

Table 122 • NRBG

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
Instantiate: strength, s=256, 384-bit nonce, 384-bit personalization string		18221	2841
Reseed: no additional input, s=256		13585	1180
Reseed: 384-bit additional input, s=256		15922	1342
Generate: (no additional input), prediction resistance enabled, s= 256	128 8K	15262 27169	1755 8223
Generate: (no additional input), prediction resistance disabled, s= 256	128 8K	2138 14045	1167 8223
Generate: (384-bit additional input), prediction resistance enabled, s= 256	128 8K	21299 33206	1944 8949
Generate: (384-bit additional input), prediction resistance disabled, s= 256	128 8K	11657 23564	1894 8950
Un-instantiate		761	666

- With DPA counter measures.



a  **MICROCHIP** company

Microsemi Headquarters

One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

Email: sales.support@microsemi.com
www.microsemi.com

© 2018 Microsemi. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions; setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

51700141