

# **ACT 2 Family FPGAs**

### **Features**

- Up to 8,000 Gate Array Gates (20,000 PLD equivalent gates)
- Replaces up to 200 TTL Packages
- Replaces up to eighty 20-Pin PAL<sup>®</sup> Packages
- Design Library with over 500 Macro Functions
- Single-Module Sequence Functions
- Wide-Input Combinatorial Functions
- Up to 1,232 Programmable Logic Modules
- Up to 998 Flip-Flops

#### Table 1 • ACT 2 Product Family Profile

- Datapath Performance at 105 MHz
- 16-Bit Accumulator Performance to 39 MHz
- Two In-Circuit Diagnostic Probe Pins Support Speed Analysis to 50 MHz
- Two High-Speed, Low-Skew Clock Networks
- I/O Drive to 10 mA
- Nonvolatile, User Programmable
- Logic Fully Tested Prior to Shipment
- 1.0 micron CMOS Technology

Device	A1225A	A1240A	A1280A
Capacity		•	•
Gate Array Equivalent Gates	2,500	4,000	8,000
PLD Equivalent Gates	6,250	10,000	20,000
TTL Equivalent Package	63	100	200
20-Pin PAL Equivalent Packages	25	40	80
Logic Modules	451	684	1,232
S-Module	231	348	624
C-Module	220	336	608
Flip-Flops (maximum)	382	568	998
Routing Resources			
Horizontal Tracks/Channel	36	36	36
Vertical Tracks/Channel	15	15	15
PLICE Antifuse Elements	250,000	400,000	750,000
User I/Os (maximum)	83	104	140
Performance <sup>1</sup>		•	
16-Bit Prescaled Counters	105 MHz	100 MHz	85 MHz
16-Bit Loadable Counters	70 MHz	69 MHz	67 MHz
16-Bit Accumulators	39 MHz	38 MHz	36 MHz
Packages <sup>2</sup>			
CPGA	PG100	PG132	PG176
PLCC	PL84	PL84	PL84
PQFP	PQ100	PQ144	PQ160
VQFP	VQ100	-	-
TQFP	_	TQ176	TQ176
CQFP	_	-	CQ172

Notes:

1. Performance is based on –2 speed devices at commercial worst-case operating conditions using PREP Benchmarks, Suite #1, Version 1.2, dated 3-28-93. Any analysis is not endorsed by PREP.

2. See the "Product Plan" on page III for package availability.



# **Ordering Information**





# **Product Plan**

	S	peed Grad	e <sup>1</sup>		Applic	ation <sup>1</sup>	
Device/Package	Std.	-1	-2	С	I	м	В
A1225A Device					•		
84-Pin Plastic Leaded Chip Carrier (PL)	1	1	1	1	1	-	-
100-Pin Plastic Quad Flatpack (PQ)	1	1	~	1	1	-	-
100-Pin Very Thin Quad Flatpack (VQ)	1	1	✓	1	-	-	-
100-Pin Ceramic Pin Grid Array (PG)	1	1	1	1	-	-	-
A1240A Device			<b></b>		1		
84-Pin Plastic Leaded Chip Carrier (PL)	1	1	✓	1	1	-	-
132-Pin Ceramic Pin Grid Array (PG)	1	1	✓	1	-	1	1
144-Pin Plastic Quad Flat Pack (PQ)	1	1	1	1	1	-	-
176-Pin Thin (1.4 mm) Quad Flat Pack (TQ)	1	1	1	1	_	_	-
A1280A Device							
160-Pin Plastic Quad Flatpack (PQ)	1	1	✓	1	1	-	_
172-Pin Ceramic Quad Flatpack (CQ)	1	✓	✓	1	-	1	1
176-Pin Ceramic Pin Grid Array (PG)	1	1	1	1	_	1	1
176-Pin Thin (1.4 mm) Quad Flat Pack (TQ)	1	1	1	1	_	-	-
Notes:	1		1			1	

1. Applications:  $\dot{C} = Commercial$ I = Industrial M = MilitaryB = MIL-STD-883 Availability:  $\checkmark = Available$ P = Planned - = Not planned

Speed Grade: -1 = Approx. 15% faster than Std.

-2 = Approx. 25% faster than Std.

2. Contact your Microsemi SoC Products Group sales representative for product availability.

# **Device Resources**

Device	Logic			User I/Os								
Series	Modules	Gates	PG176	PG132	PG100	PQ160	PQ144	PQ100	PL84	CQ172	TQ176	VQ100
A1225A	451	2,500	-	-	83	-	-	83	72	_	-	83
A1240A	684	4,000	-	104	-	-	104	-	72	_	104	-
A1280A	1,232	8,000	140	-	-	125	-	-	72	140	140	-

Contact your local Microsemi SoC Products Group representative for device availability: http://www.microsemi.com/soc/contact/default.aspx.



# **Table of Contents**

## ACT 2 Family Overview

General Description	1-1
Detailed Specifications	
Operating Conditions	2-1
Package Thermal Characteristics	2-3
Power Dissipation	2-3
ACT 2 Timing Model <sup>1</sup>	2-7
Pin Descriptions	2-21

# Package Pin Assignments

PL84	
PQ100	
PQ144	
PQ160	
VQ100	
CQ172	
PG100	
PG132	
PG176	

## **Datasheet Information**

List of Changes	4-1
Datasheet Categories	4-2
Safety Critical, Life Support, and High-Reliability Applications Policy	4-2



# 1 – ACT 2 Family Overview

# **General Description**

The ACT 2 family represents Actel's second generation of field programmable gate arrays (FPGAs). The ACT 2 family presents a two-module architecture, consisting of C-modules and S-modules. These modules are optimized for both combinatorial and sequential designs. Based on Actel's patented channeled array architecture, the ACT 2 family provides significant enhancements to gate density and performance while maintaining downward compatibility with the ACT 1 design environment and upward compatibility with the ACT 3 design environment. The devices are implemented in silicon gate, 1.0- $\mu$ m, two-level metal CMOS, and employ Actel's PLICE® antifuse technology. This revolutionary architecture offers gate array design flexibility, high performance, and fast time-to-production with user programming. The ACT 2 family is supported by the Designer and Designer Advantage Systems, which offers automatic pin assignment, validation of electrical and design rules, automatic placement and routing, timing analysis, user programming, and diagnostic probe capabilities. The systems are supported on the following platforms: 386/486<sup>TM</sup> PC, Sun<sup>TM</sup>, and HP<sup>TM</sup> workstations. The systems provide CAE interfaces to the following design environments: Cadence, Viewlogic<sup>®</sup>, Mentor Graphics<sup>®</sup>, and OrCAD<sup>TM</sup>.



# 2 – Detailed Specifications

# **Operating Conditions**

#### Table 2-1 • Absolute Maximum Ratings<sup>1</sup>

Symbol	Parameter	Limits	Units
VCC	DC supply voltage	-0.5 to +7.0	V
VI	Input voltage	-0.5 to VCC + 0.5	V
VO	Output voltage	-0.5 to VCC + 0.5	V
IIO	I/O source sink current <sup>2</sup>	±20	mA
T <sub>STG</sub>	Storage temperature	-65 to +150	°C

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.

2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND –0.5 V, the internal protection diodes will be forward biased and can draw excessive current.

#### Table 2-2 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature range*	0 to +70	–40 to +85	–55 to +125	°C
Power supply tolerance	±5	±10	±10	%VCC

Note: \*Ambient temperature  $(T_A)$  is used for commercial and industrial; case temperature  $(T_C)$  is used for military.



**Detailed Specifications** 

#### Table 2-3 • Electrical Specifications

		Con	nmercial	In	dustrial	N	lilitary	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
VOH <sup>1</sup>	$(IOH = -10 \text{ mA})^2$	2.4	-	_	_	_	-	V
	(IOH = –6 mA)	3.84	-	_	-	_	-	V
	(IOH = -4 mA)	-	-	3.7	-	3.7	-	V
VOL <sup>1</sup>	(IOL = 10 mA) <sup>2</sup>	-	0.5	_	-	-	-	V
	(IOL = 6 mA)	-	0.33	_	0.40	-	0.40	V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH		2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
Input Tran	sition Time t <sub>R</sub> , t <sub>F</sub> <sup>2</sup>	-	500	-	500	-	500	ns
C <sub>IO</sub> I/O caj	pacitance <sup>2,3</sup>	-	10	-	10	-	10	pF
Standby C	urrent, ICC <sup>4</sup> (typical = 1 mA)	-	2	_	10	-	20	mA
Leakage C	Current <sup>5</sup>	-10	+10	-10	+10	-10	+10	μA
ICC(D)	Dynamic VCC supply current	t. See the	Power Dissip	ation see	ction.			

Notes:

1. Only one output tested at a time. VCC = minimum.

2. Not tested, for information only.

3. Includes worst-case PG176 package capacitance. VOUT = 0 V, f = 1 MHz

4. All outputs unloaded. All inputs = VCC or GND, typical ICC = 1 mA. ICC limit includes IPP and ISV during normal operations.

5. VOUT, VIN = VCC or GND.



# **Package Thermal Characteristics**

The device junction to case thermal characteristic is  $\theta$ jc, and the junction to ambient air characteristic is  $\theta$ ja. The thermal characteristics for  $\theta$ ja are shown with two different air flow rates.

Maximum junction temperature is 150°C.

A sample calculation of the absolute maximum power dissipation allowed for a PQ160 package at commercial temperature and still air is as follows:

$$\frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja} °C/W} = \frac{150°C - 70°C}{33°C/W} = 2.4 \text{ W}$$

EQ 1

Package Type∗	Pin Count	θ <sub>jc</sub>	θ <sub>ja</sub> Still Air	θ <sub>ja</sub> 300 ft./min.	Units
Ceramic Pin Grid Array	100	5	35	17	°C/W
	132	5	30	15	°C/W
	176	8	23	12	°C/W
Ceramic Quad Flatpack	172	8	25	15	°C/W
Plastic Quad Flatpack <sup>1</sup>	100	13	48	40	°C/W
	144	15	40	32	°C/W
	160	15	38	30	°C/W
Plastic Leaded Chip Carrier	84	12	37	28	°C/W
Very Thin Quad Flatpack	100	12	43	35	°C/W
Thin Quad Flatpack	176	15	32	25	°C/W

#### Table 2-4 • Package Thermal Characteristics

Notes: (Maximum Power in Still Air)

1. Maximum power dissipation values for PQFP packages are 1.9 W (PQ100), 2.3 W (PQ144), and 2.4 W (PQ160).

2. Maximum power dissipation for PLCC packages is 2.7 W.

3. Maximum power dissipation for VQFP packages is 2.3 W.

4. Maximum power dissipation for TQFP packages is 3.1 W.

# **Power Dissipation**

P = [ICC standby + ICCactive] \* VCC + IOL \* VOL \* N + IOH\* (VCC – VOH) \* M

EQ 2

where:

ICC standby is the current flowing when no inputs or outputs are changing

ICCactive is the current flowing due to CMOS switching.

IOL and IOH are TTL sink/source currents.

VOL and VOH are TTL level output voltages.

N is the number of outputs driving TTL loads to VOL.

M is the number of outputs driving TTL loads to VOH.

An accurate determination of N and M is problematical because their values depend on the family type, design details, and on the system I/O. The power can be divided into two components: static and active.



## Static Power Component

Microsemi FPGAs have small static power components that result in lower power dissipation than PALs or PLDs. By integrating multiple PALs/PLDs into one FPGA, an even greater reduction in board-level power dissipation can be achieved.

The power due to standby current is typically a small component of the overall power. Standby power is calculated in Table 2-5 for commercial, worst case conditions.

#### Table 2-5 • Standby Power Calculation

ICC	VCC	Power
2 mA	5.25 V	10.5 mW

The static power dissipated by TTL loads depends on the number of outputs driving high or low and the DC load current. Again, this value is typically small. For instance, a 32-bit bus sinking 4 mA at 0.33 V will generate 42 mW with all outputs driving low, and 140 mW with all outputs driving high. The actual dissipation will average somewhere between as I/Os switch states with time.

### **Active Power Component**

Power dissipation in CMOS devices is usually dominated by the active (dynamic) power dissipation. This component is frequency dependent, a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitance due to PC board traces and load device inputs.

An additional component of the active power dissipation is the totem-pole current in CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

EQ 3

### **Equivalent Capacitance**

The power dissipated by a CMOS circuit can be expressed by EQ 3.

Power ( $\mu$ W) = C<sub>EQ</sub> \* VCC<sup>2</sup> \* F

Where:

C<sub>EQ</sub> is the equivalent capacitance expressed in pF.

VCC is the power supply in volts.

F is the switching frequency in MHz.

Equivalent capacitance is calculated by measuring ICC active at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency independent so that the results may be used over a wide range of operating conditions. Equivalent capacitance values are shown in Table 2-6.

Table 2-6 • CEQ Values for Microsemi FPGAs

Item	CEQ Value
Modules (C <sub>EQM</sub> )	5.8
Input Buffers (C <sub>EQI</sub> )	12.9
Output Buffers (C <sub>EQO</sub> )	23.8
Routed Array Clock Buffer Loads (C <sub>EQCR</sub> )	3.9



To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. EQ 4 shows a piece-wise linear summation over all components.

Power =VCC<sup>2</sup> \* [(m \* C<sub>EQM</sub> \*  $f_m$ )<sub>modules</sub> + (n \* C<sub>EQI</sub> \*  $f_n$ )<sub>inputs</sub>

+ (p \* (C<sub>EQO</sub>+ C<sub>L</sub>) \* fp)outputs

+ 0.5 \* (q1 \* C<sub>EQCR</sub> \*  $f_{q1}$ )<sub>routed\_Clk1</sub> + (r1 \*  $f_{q1}$ )<sub>routed\_Clk1</sub>

+ 0.5 \* (q2 \*  $C_{EQCR}$  \*  $f_{q2}$ )<sub>routed\_Clk2</sub> + ( $r_2$  \*  $f_{q2}$ )<sub>routed\_Clk2</sub>

#### Where:

m = Number of logic modules switching at fm

n = Number of input buffers switching at fn

p = Number of output buffers switching at fp

q1 = Number of clock loads on the first routed array clock

q2 = Number of clock loads on the second routed array clock

 $r_1$  = Fixed capacitance due to first routed array clock

r<sub>2</sub> = Fixed capacitance due to second routed array clock

C<sub>FOM</sub> = Equivalent capacitance of logic modules in pF

C<sub>EOI</sub> = Equivalent capacitance of input buffers in pF

 $C_{FQQ}$  = Equivalent capacitance of output buffers in pF

C<sub>EOCR</sub> = Equivalent capacitance of routed array clock in pF

C<sub>1</sub> = Output lead capacitance in pF

f<sub>m</sub> = Average logic module switching rate in MHz

f<sub>n</sub> = Average input buffer switching rate in MHz

fp = Average output buffer switching rate in MHz

 $f_{q1}$  = Average first routed array clock rate in MHz

 $f_{\alpha 2}$  = Average second routed array clock rate in MHz

#### Table 2-7 • Fixed Capacitance Values for Microsemi FPGAs

Device Type	r1, routed_Clk1	r2, routed_Clk2
A1225A	106	106.0
A1240A	134	134.2
A1280A	168	167.8



## **Determining Average Switching Frequency**

To determine the switching frequency for a design, you must have a detailed understanding of the data input values to the circuit. The following guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are given in Table 2-8.

Table 2-8 • Guidelines for Predicting Power Dissipation

Data	Value
Logic Modules (m)	80% of modules
Inputs switching (n)	# inputs/4
Outputs switching (p)	# output/4
First routed array clock loads (q1)	40% of sequential modules
Second routed array clock loads (q2)	40% of sequential modules
Load capacitance (CL)	35 pF
Average logic module switching rate (f <sub>m</sub> )	F/10
Average input switching rate (f <sub>n</sub> )	F/5
Average output switching rate (fp)	F/10
Average first routed array clock rate (f <sub>q1</sub> )	F
Average second routed array clock rate (f <sub>q2</sub> )	F/2



# ACT 2 Timing Model<sup>1</sup>



Notes:

1. Values shown for A1240A-2 at worst-case commercial conditions.

2. Input module predicted routing delay

Figure 2-1 • Timing Model



## **Parameter Measurement**



Figure 2-2 • Output Buffer Delays



Figure 2-3 • AC Test Loads



Figure 2-4 • Input Buffer Delays







## **Sequential Module Timing Characteristics**



Note: D represents all data functions involving A, B, and S for multiplexed flip-flops.

Figure 2-6 • Flip-Flops and Latches





Figure 2-7 • Input Buffer Latches







# Timing Derating Factor (Temperature and Voltage)

#### Table 2-9 • Timing Derating Factor (Temperature and Voltage)

(Commercial Minimum/Maximum Specification) x	Indus	strial	Mili	tary
	Min.	Max.	Min.	Max.
	0.69	1.11	0.67	1.23

Table 2-10 • Timing Derating Factor for Designs at Typical Temperature ( $T_J = 25^{\circ}$ C)and Voltage (5.0 V)

(Commercial Maximum Specification) x	0.85

Table 2-11 • Temperature and Voltage Derating Factors (normalized to Worst-Case Commercial, TJ = 4.75 V, 70°C)

	-55	-40	0	25	70	85	125
4.50	0.75	0.79	0.86	0.92	1.06	1.11	1.23
4.75	0.71	0.75	0.82	0.87	1.00	1.05	1.13
5.00	0.69	0.72	0.80	0.85	0.97	1.02	1.13
5.25	0.68	0.69	0.77	0.82	0.95	0.98	1.09
5.50	0.67	0.69	0.76	0.81	0.93	0.97	1.08





*Figure 2-9* • Junction Temperature and Voltage Derating Curves (normalized to Worst-Case Commercial, T<sub>J</sub> = 4.75 V, 70°C)



# A1225A Timing Characteristics

Table 2-12 • A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C

Logic Mo	odule Propagation Delays <sup>1</sup>	–2 Sj	beed <sup>3</sup>	–1 S	peed	Std. Speed		Units
Paramet	er/Description	Min.	Max.	Min.	Max.	Min.	Max.	1
t <sub>PD1</sub>	Single Module		3.8		4.3		5.0	ns
t <sub>CO</sub>	Sequential Clock to Q		3.8		4.3		5.0	ns
t <sub>GO</sub>	Latch G to Q		3.8		4.3		5.0	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
Predicte	d Routing Delays <sup>2</sup>					1		
t <sub>RD1</sub>	FO = 1 Routing Delay		1.1		1.2		1.4	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		1.7		1.9		2.2	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		2.3		2.6		3.0	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		2.8		3.1		3.7	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		4.4		4.9		5.8	ns
Sequent	ial Timing Characteristics <sup>3,4</sup>					1		
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Setup	0.8		0.9		1.0		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	4.5		5.0		6.0		ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Clock Asynchronous Pulse Width	4.5		5.0		6.0		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	9.4		11.0		13.0		ns
t <sub>INH</sub>	Input Buffer Latch Hold	0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Buffer Latch Setup	0.4		0.4		0.5		ns
t <sub>OUTH</sub>	Output Buffer Latch Hold	0.0		0.0		0.0		ns
t <sub>OUTSU</sub>	Output Buffer Latch Setup	0.4		0.4		0.5		ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency		105.0		90.0		75.0	MHz

Notes:

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ —whichever is appropriate.

 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.

4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.



### A1225A Timing Characteristics (continued)

#### Table 2-13 • A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C

I/O Mod	ule Input Propagation Delays		-2 S	peed	beed -1 Speed			Speed	Units
Parame	ter/Description		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>INYH</sub>	Pad to Y High			2.9		3.3		3.8	ns
t <sub>INYL</sub>	Pad to Y Low			2.6		3.0		3.5	ns
t <sub>INGH</sub>	G to Y High			5.0		5.7		6.6	ns
t <sub>INGL</sub>	G to Y Low			4.7		5.4		6.3	ns
Input M	odule Predicted Input Routing Del	ays <sup>*</sup>							
t <sub>IRD1</sub>	FO = 1 Routing Delay			4.1		4.6		5.4	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay			4.6		5.2		6.1	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay			5.3		6.0		7.1	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay			5.7		6.4		7.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay			7.4		8.3		9.8	ns
Global (	Clock Network								
t <sub>CKH</sub>	Input Low to High	FO = 32		10.2		11.0		12.8	ns
		FO = 256		11.8		13.0		15.7	
t <sub>CKL</sub>	Input High to Low	FO = 32		10.2		11.0		12.8	ns
		FO = 256		12.0		13.2		15.9	
t <sub>PWH</sub>	Minimum Pulse Width High	FO = 32	3.4		4.1		4.5		ns
		FO = 256	3.8		4.5		5.0		
t <sub>PWL</sub>	Minimum Pulse Width Low	FO = 32	3.4		4.1		4.5		ns
		FO = 256	3.8		4.5		5.0		
t <sub>CKSW</sub>	Maximum Skew	FO = 32		0.7		0.7		0.7	ns
		FO = 256		3.5		3.5		3.5	
t <sub>SUEXT</sub>	Input Latch External Setup	FO = 32	0.0		0.0		0.0		ns
		FO = 256	0.0		0.0		0.0		
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32	7.0		7.0		7.0		ns
		FO = 256	11.2		11.2		11.2		
t <sub>P</sub>	Minimum Period	FO = 32	7.7		8.3		9.1		ns
		FO = 256	8.1		8.8		10.0		
f <sub>MAX</sub>	Maximum Frequency	FO = 32		130.0		120.0		110.0	ns
		FO = 256		125.0		115.0		100.0	

Note: \*These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



## A1225A Timing Characteristics (continued)

### Table 2-14 • A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, $T_J = 70^{\circ}C$

TTL Ou	tput Module Timing <sup>1</sup>	–2 S	peed	–1 S	peed	Std.	Units	
Parame	ter/Description	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>DLH</sub>	Data to Pad High		8.0		9.0		10.6	ns
t <sub>DHL</sub>	Data to Pad Low		10.1		11.4		13.4	ns
t <sub>ENZH</sub>	Enable Pad Z to High		8.9		10.0		11.8	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		11.6		13.2		15.5	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		8.0		9.4	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.3		9.5		11.1	ns
t <sub>GLH</sub>	G to Pad High		8.9		10.2		11.9	ns
t <sub>GHL</sub>	G to Pad Low		11.2		12.7		14.9	ns
d <sub>TLH</sub>	Delta Low to High		0.07		0.08		0.09	ns/pF
d <sub>THL</sub>	Delta High to Low		0.12		0.13		0.16	ns/pF
CMOS	Dutput Module Timing <sup>1</sup>	·		•				
t <sub>DLH</sub>	Data to Pad High		10.1		11.5		13.5	ns
t <sub>DHL</sub>	Data to Pad Low		8.4		9.6		11.2	ns
t <sub>ENZH</sub>	Enable Pad Z to High		8.9		10.0		11.8	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		11.6		13.2		15.5	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		8.0		9.4	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.3		9.5		11.1	ns
t <sub>GLH</sub>	G to Pad High		8.9		10.2		11.9	ns
t <sub>GHL</sub>	G to Pad Low		11.2		12.7		14.9	ns
d <sub>TLH</sub>	Delta Low to High		0.12		0.13		0.16	ns/pF
d <sub>THL</sub>	Delta High to Low		0.09		0.10		0.12	ns/pF

Notes:

1. Delays based on 50 pF loading.

2. SSO information can be found at www.microsemi.com/soc/techdocs/appnotes/board\_consideration.aspx.



# A1240A Timing Characteristics

Logic M	odule Propagation Delays <sup>1</sup>	–2 Sj	peed <sup>3</sup>	–1 S	peed	Std. S	Speed	Units
Paramet	er/Description	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PD1</sub>	Single Module		3.8		4.3		5.0	ns
t <sub>CO</sub>	Sequential Clock to Q		3.8		4.3		5.0	ns
t <sub>GO</sub>	Latch G to Q		3.8		4.3		5.0	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
Predicte	d Routing Delays <sup>2</sup>							
t <sub>RD1</sub>	FO = 1 Routing Delay		1.4		1.5		1.8	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		1.7		2.0		2.3	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		2.3		2.6		3.0	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		3.1		3.5		4.1	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		4.7		5.4		6.3	ns
Sequent	ial Timing Characteristics <sup>3,4</sup>							
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Setup	0.8		0.9		1.0		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	4.5		6.0		6.5		ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Clock Asynchronous Pulse Width	4.5		6.0		6.5		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	9.8		12.0		15.0		ns
t <sub>INH</sub>	Input Buffer Latch Hold	0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Buffer Latch Setup	0.4		0.4		0.5		ns
t <sub>OUTH</sub>	Output Buffer Latch Hold	0.0		0.0		0.0		ns
t <sub>OUTSU</sub>	Output Buffer Latch Setup	0.4		0.4		0.5		ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency		100.0		80.0		66.0	MHz

#### Table 2-15 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>1</sub> = 70°C

Notes:

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ —whichever is appropriate.

 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.

4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.



### A1240A Timing Characteristics (continued)

Table 2-16 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C

I/O Mod	ule Input Propagation Delays		-2 S	speed	-1 Speed		Std. Speed		Units
Paramet	ter/Description		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>INYH</sub>	Pad to Y High			2.9		3.3		3.8	ns
t <sub>INYL</sub>	Pad to Y Low			2.6		3.0		3.5	ns
t <sub>INGH</sub>	G to Y High			5.0		5.7		6.6	ns
t <sub>INGL</sub>	G to Y Low			4.7		5.4		6.3	ns
Input Mo	odule Predicted Input Routing Del	ays <sup>*</sup>					-		
t <sub>IRD1</sub>	FO = 1 Routing Delay			4.2		4.8		5.6	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay			4.8		5.4		6.4	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay			5.4		6.1		7.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay			5.9		6.7		7.9	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay			7.9		8.9		10.5	ns
Global (	Clock Network		-	-			-		
t <sub>CKH</sub>	Input Low to High	FO = 32		10.2		11.0		12.8	ns
		FO = 256		11.8		13.0		15.7	1
t <sub>CKL</sub>	Input High to Low	FO = 32		10.2		11.0		12.8	ns
		FO = 256		12.0		13.2		15.9	
t <sub>PWH</sub>	Minimum Pulse Width High	FO = 32	3.8		4.5		5.5		ns
		FO = 256	4.1		5.0		5.8		
t <sub>PWL</sub>	Minimum Pulse Width Low	FO = 32	3.8		4.5		5.5		ns
		FO = 256	4.1		5.0		5.8		
t <sub>CKSW</sub>	Maximum Skew	FO = 32		0.5		0.5		0.5	ns
		FO = 256		2.5		2.5		2.5	
t <sub>SUEXT</sub>	Input Latch External Setup	FO = 32	0.0		0.0		0.0		ns
		FO = 256	0.0		0.0		0.0		
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32	7.0	1	7.0		7.0		ns
		FO = 256	11.2		11.2		11.2		
t <sub>P</sub>	Minimum Period	FO = 32	8.1		9.1		11.1		ns
		FO = 256	8.8	1	10.0		11.7		1
f <sub>MAX</sub>	Maximum Frequency	FO = 32		125.0		110.0		90.0	ns
		FO = 256	Ì	115.0		100.0		85.0	1

Note: \*These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



TTL Ou	tput Module Timing <sup>1</sup>	-2 S	peed	-1 S	-1 Speed		Std. Speed		
Parame	ter/Description	Min.	Max.	Min.	Max.	Min.	Max.		
t <sub>DLH</sub>	Data to Pad High		8.0		9.0		10.6	ns	
t <sub>DHL</sub>	Data to Pad Low		10.1		11.4		13.4	ns	
t <sub>ENZH</sub>	Enable Pad Z to High		8.9		10.0		11.8	ns	
t <sub>ENZL</sub>	Enable Pad Z to Low		11.7		13.2		15.5	ns	
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		8.0		9.4	ns	
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.4		9.5		11.1	ns	
t <sub>GLH</sub>	G to Pad High		9.0		10.2		11.9	ns	
t <sub>GHL</sub>	G to Pad Low		11.2		12.7		14.9	ns	
d <sub>TLH</sub>	Delta Low to High		0.07		0.08		0.09	ns/pF	
d <sub>THL</sub>	Delta High to Low		0.12		0.13		0.16	ns/pF	
CMOS	Dutput Module Timing <sup>1</sup>	·							
t <sub>DLH</sub>	Data to Pad High		10.2		11.5		13.5	ns	
t <sub>DHL</sub>	Data to Pad Low		8.4		9.6		11.2	ns	
t <sub>ENZH</sub>	Enable Pad Z to High		8.9		10.0		11.8	ns	
t <sub>ENZL</sub>	Enable Pad Z to Low		11.7		13.2		15.5	ns	
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		8.0		9.4	ns	
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.4		9.5		11.1	ns	
t <sub>GLH</sub>	G to Pad High		9.0		10.2		11.9	ns	
t <sub>GHL</sub>	G to Pad Low		11.2		12.7		14.9	ns	
d <sub>TLH</sub>	Delta Low to High		0.12		0.13		0.16	ns/pF	
d <sub>THL</sub>	Delta High to Low		0.09		0.10		0.12	ns/pF	

### A1240A Timing Characteristics (continued)

### Table 2-17 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, $T_J$ = 70°C

Notes:

1. Delays based on 50 pF loading.

2. SSO information can be found at www.microsemi.com/soc/techdocs/appnotes/board\_consideration.aspx.



# A1280A Timing Characteristics

Table 2-18 • A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C

Logic Mo	odule Propagation Delays <sup>1</sup>	–2 Sp	beed <sup>3</sup>	–1 S	peed	Std. Speed		Units
Paramet	er/Description	Min.	Max.	Min.	Max.	Min.	Max.	1
t <sub>PD1</sub>	Single Module		3.8		4.3		5.0	ns
t <sub>CO</sub>	Sequential Clock to Q		3.8		4.3		5.0	ns
t <sub>GO</sub>	Latch G to Q		3.8		4.3		5.0	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
Predicte	d Routing Delays <sup>2</sup>							
t <sub>RD1</sub>	FO = 1 Routing Delay		1.7		2.0		2.3	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		2.5		2.8		3.3	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		3.0		3.4		4.0	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		3.7		4.2		4.9	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		6.7		7.5		8.8	ns
Sequent	ial Timing Characteristics <sup>3,4</sup>							
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Setup	0.8		0.9		1.0		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	5.5		6.0		7.0		ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Clock Asynchronous Pulse Width	5.5		6.0		7.0		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	11.7		13.3		18.0		ns
t <sub>INH</sub>	Input Buffer Latch Hold	0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Buffer Latch Setup	0.4		0.4		0.5		ns
t <sub>OUTH</sub>	Output Buffer Latch Hold	0.0		0.0		0.0		ns
t <sub>OUTSU</sub>	Output Buffer Latch Setup	0.4		0.4		0.5		ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency		85.0		75.0		50.0	MHz

Notes:

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ —whichever is appropriate.

 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.

4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.



### A1280A Timing Characteristics (continued)

#### Table 2-19 • A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C

I/O Mod	ule Input Propagation Delays		-2 S	peed	-1 S	peed	Std.	Speed	Units
Paramet	ter/Description		Min.	Max.	Min.	Max.	Min.	Max.	1
t <sub>INYH</sub>	Pad to Y High			2.9		3.3		3.8	ns
t <sub>INYL</sub>	Pad to Y Low			2.7		3.0		3.5	ns
t <sub>INGH</sub>	G to Y High			5.0		5.7		6.6	ns
t <sub>INGL</sub>	G to Y Low			4.8		5.4		6.3	ns
Input Mo	odule Predicted Input Routing Del	ays <sup>*</sup>							
t <sub>IRD1</sub>	FO = 1 Routing Delay			4.6		5.1		6.0	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay			5.2		5.9		6.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay			5.6		6.3		7.4	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay			6.5		7.3		8.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay			9.4		10.5		12.4	ns
Global (	Clock Network								
t <sub>СКН</sub>	Input Low to High	FO = 32		10.2		11.0		12.8	ns
		FO = 256		13.1		14.6		17.2	
t <sub>CKL</sub>	Input High to Low	FO = 32		10.2		11.0		12.8	ns
		FO = 256		13.3		14.9		17.5	1
t <sub>PWH</sub>	Minimum Pulse Width High	FO = 32	5.0		5.5		6.6		ns
		FO = 256	5.8		6.4		7.6		
t <sub>PWL</sub>	Minimum Pulse Width Low	FO = 32	5.0		5.5		6.6		ns
		FO = 256	5.8		6.4		7.6		
t <sub>CKSW</sub>	Maximum Skew	FO = 32		0.5		0.5		0.5	ns
		FO = 256		2.5		2.5		2.5	
t <sub>SUEXT</sub>	Input Latch External Setup	FO = 32	0.0		0.0		0.0		ns
		FO = 256	0.0		0.0		0.0		
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32	7.0		7.0		7.0		ns
		FO = 256	11.2		11.2		11.2		
t <sub>P</sub>	Minimum Period	FO = 32	9.6		11.2		13.3		ns
		FO = 256	10.6		12.6		15.3		
f <sub>MAX</sub>	Maximum Frequency	FO = 32		105.0		90.0		75.0	ns
		FO = 256		95.0		80.0		65.0	

Note: \*These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A1280A Timing Characteristics (continued)



TTL Output Module Timing <sup>1</sup> Parameter/Description		–2 S	-2 Speed		–1 Speed		Std. Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>DLH</sub>	Data to Pad High		8.1		9.0		10.6	ns
t <sub>DHL</sub>	Data to Pad Low		10.2		11.4		13.4	ns
t <sub>ENZH</sub>	Enable Pad Z to High		9.0		10.0		11.8	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		11.8		13.2		15.5	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		8.0		9.4	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.4		9.5		11.1	ns
t <sub>GLH</sub>	G to Pad High		9.0		10.2		11.9	ns
t <sub>GHL</sub>	G to Pad Low		11.3		12.7		14.9	ns
d <sub>TLH</sub>	Delta Low to High		0.07		0.08		0.09	ns/pF
d <sub>THL</sub>	Delta High to Low		0.12		0.13		0.16	ns/pF
CMOS	Dutput Module Timing <sup>1</sup>	·				•		
t <sub>DLH</sub>	Data to Pad High		10.3		11.5		13.5	ns
t <sub>DHL</sub>	Data to Pad Low		8.5		9.6		11.2	ns
t <sub>ENZH</sub>	Enable Pad Z to High		9.0		10.0		11.8	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		11.8		13.2		15.5	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		8.0		9.4	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.4		9.5		11.1	ns
t <sub>GLH</sub>	G to Pad High		9.0		10.2		11.9	ns
t <sub>GHL</sub>	G to Pad Low		11.3		12.7		14.9	ns
d <sub>TLH</sub>	Delta Low to High		0.12		0.13		0.16	ns/pF
d <sub>THL</sub>	Delta High to Low		0.09		0.10		0.12	ns/pF

### Table 2-20 • A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, $T_J$ = 70°C

Notes:

1. Delays based on 50 pF loading.

2. SSO information can be found at www.microsemi.com/soc/techdocs/appnotes/board\_consideration.aspx.



# **Pin Descriptions**

#### CLKA Clock A (Input)

TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

#### CLKB Clock B (Input)

TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

#### DCLK Diagnostic Clock (Input)

TTL Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

#### GND Ground

Low supply voltage.

#### I/O Input/Output (Input, Output)

The I/O pin functions as an input, output, three-state, or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/O pins are automatically driven Low by the ALS software.

#### MODE Mode (Input)

The MODE pin controls the use of multifunction pins (DCLK, PRA, PRB, SDI). When the MODE pin is High, the special functions are active. When the MODE pin is Low, the pins function as I/Os. To provide Actionprobe capability, the MODE pin should be terminated to GND through a 10K resistor so that the MODE pin can be pulled High when required.

#### NC No Connection

This pin is not connected to circuitry within the device.

#### PRA Probe A (Output)

The Probe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRA is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

#### PRB Probe B (Output)

The Probe B pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRB is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

#### SDI Serial Data Input (Input)

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

#### SDO Serial Data Output (Output)

Serial data output for diagnostic probe. SDO is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

#### VCC 5.0 V Supply Voltage

High supply voltage.



# 3 – Package Pin Assignments

# **PL84**



#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.



		PL84	
Pin Number	A1225A Function	A1240A Function	A1280A Function
2	CLKB, I/O	CLKB, I/O	CLKB, I/O
4	PRB, I/O	PRB, I/O	PRB, I/O
6	GND	GND	GND
10	DCLK, I/O	DCLK, I/O	DCLK, I/O
12	MODE	MODE	MODE
22	VCC	VCC	VCC
23	VCC	VCC	VCC
28	GND	GND	GND
43	VCC	VCC	VCC
49	GND	GND	GND
52	SDO	SDO	SDO
63	GND	GND	GND
64	VCC	VCC	VCC
65	VCC	VCC	VCC
70	GND	GND	GND
76	SDI, I/O	SDI, I/O	SDI, I/O
81	PRA, I/O	PRA, I/O	PRA, I/O
83	CLKA, I/O	CLKA, I/O	CLKA, I/O
84	VCC	VCC	VCC

Notes:

1. All unlisted pin numbers are user I/Os.

2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



# **PQ100**



#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx



	PQ100	PQ100		
Pin Number	A1225A Function	Pin Number	A1225A Function	
2	DCLK, I/O	65	VCC	
4	MODE	66	VCC	
9	GND	67	VCC	
16	VCC	72	GND	
17	VCC	79	SDI, I/O	
22	GND	84	GND	
34	GND	87	PRA, I/O	
40	VCC	89	CLKA, I/O	
46	GND	90	VCC	
52	SDO	92	CLKB, I/O	
57	GND	94	PRB, I/O	
64	GND	96	GND	

#### Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



# **PQ144**



### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx



	PQ144	PQ144			
Pin Number	A1240A Function	Pin Number	A1240A Function		
2	MODE	89	VCC		
9	GND	90	VCC		
10	GND	91	VCC		
11	GND	92	VCC		
18	VCC	93	VCC		
19	VCC	100	GND		
20	VCC	101	GND		
21	VCC	102	GND		
28	GND	110	SDI, I/O		
29	GND	116	GND		
30	GND	117	GND		
44	GND	118	GND		
45	GND	123	PRA, I/O		
46	GND	125	CLKA, I/O		
54	VCC	126	VCC		
55	VCC	127	VCC		
56	VCC	128	VCC		
64	GND	130	CLKB, I/O		
65	GND	132	PRB, I/O		
71	SDO	136	GND		
79	GND	137	GND		
80	GND	138	GND		
81	GND	144	DCLK, I/O		
88	GND				

#### Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



# **PQ160**



Note: This is the top view of the package

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx



	PQ160	PQ160		
Pin Number	A1280A Function	Pin Number	A1280A Function	
2	DCLK, I/O	69	GND	
6	VCC	80	GND	
11	GND	82	SDO	
16	PRB, I/O	86	VCC	
18	CLKB, I/O	89	GN	
20	VCC	98	GND	
21	CLKA, I/O	99	GND	
23	PRA, I/O	109	GND	
30	GND	114	VCC	
35	VCC	120	GND	
38	SDI, I/O	125	GND	
40	GND	130	GND	
44	GND	135	VCC	
49	GND	138	VCC	
54	VCC	139	VCC	
57	VCC	140	GND	
58	VCC	145	GND	
59	GND	150	VCC	
60	VCC	155	GND	
61	GND	159	MODE	
64	GND	160	GND	

#### Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.


### VQ100



### Note



VQ100		VQ100	
Pin Number	A1225A Function	Pin Number	A1225A Function
2	MODE	64	VCC
7	GND	65	VCC
14	VCC	70	GND
15	VCC	77	SDI, I/O
20	GND	82	GND
32	GND	85	PRA, I/O
38	VCC	87	CLKA, I/O
44	GND	88	VCC
50	SDO	90	CLKB, I/O
55	GND	92	PRB, I/O
62	GND	94	GND
63	VCC	100	DCLK, I/O

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



# **TQ176**



### Note



TQ176			TQ176			
Pin Number	A1240A Function	A1280A Function	Pin Number	A1240A Function	A1280A Function	
1	GND	GND	82	NC	VCC	
2	MODE	MODE	86	NC	I/O	
8	NC	NC	87	SDO	SDO	
10	NC	I/O	89	GND	GND	
11	NC	I/O	96	NC	I/O	
13	NC	VCC	97	NC	I/O	
18	GND	GND	101	NC	NC	
19	NC	I/O	103	NC	I/O	
20	NC	I/O	106	GND	GND	
22	NC	I/O	107	NC	I/O	
23	GND	GND	108	NC	I/O	
24	NC	VCC	109	GND	GND	
25	VCC	VCC	110	VCC	VCC	
26	NC	I/O	111	GND	GND	
27	NC	I/O	112	VCC	VCC	
28	VCC	VCC	113	VCC	VCC	
29	NC	I/O	114	NC	I/O	
33	NC	NC	115	NC	I/O	
37	NC	I/O	116	NC	VCC	
38	NC	NC	121	NC	NC	
45	GND	GND	124	NC	I/O	
52	NC	VCC	125	NC	I/O	
54	NC	I/O	126	NC	NC	
55	NC	I/O	133	GND	GND	
57	NC	NC	135	SDI, I/O	SDI, I/O	
61	NC	I/O	136	NC	I/O	
64	NC	I/O	140	NC	VCC	
66	NC	I/O	143	NC	I/O	
67	GND	GND	144	NC	I/O	
68	VCC	VCC	145	NC	NC	
74	NC	I/O	147	NC	I/O	
77	NC	NC	151	NC	I/O	
78	NC	I/O	152	PRA, I/O	PRA, I/O	
80	NC	I/O	154	CLKA, I/O	CLKA, I/O	



TQ176				
Pin Number	A1240A Function	A1280A Function		
155	VCC	VCC		
156	GND	GND		
158	CLKB, I/O	CLKB, I/O		
160	PRB, I/O	PRB, I/O		
161	NC	I/O		
165	NC	NC		
166	NC	I/O		
168	NC	I/O		
170	NC	VCC		
173	NC	I/O		
175	DCLK, I/O	DCLK, I/O		

- 1. NC denotes no connection.
- 2. All unlisted pin numbers are user I/Os.
- 3. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



# CQ172



### Note



CQ172		CQ172	
Pin Number	A1280A Function	Pin Number	A1280A Function
1	MODE	107	VCC
7	GND	108	GND
12	VCC	109	VCC
17	GND	110	VCC
22	GND	113	VCC
23	VCC	118	GND
24	VCC	123	GND
27	VCC	131	SDI, I/O
32	GND	136	VCC
37	GND	141	GND
50	VCC	148	PRA, I/O
55	GND	150	CLKA, I/O
65	GND	151	VCC
66	VCC	152	GND
75	GND	154	CLKB, I/O
80	VCC	156	PRB, I/O
85	SDO	161	GND
98	GND	166	VCC
103	GND	171	DCLK, I/O
106	GND	L L	

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



### **PG100**



### Note



Р	PG100		G100
Pin Number	A1225A Function	Pin Number	A1225A Function
A4	PRB, I/O	E11	VCC
A7	PRA, I/O	F3	VCC
B6	VCC	F9	VCC
C2	MODE	F10	VCC
C3	DCLK, I/O	F11	GND
C5	GND	G1	VCC
C6	CLKA, I/O	G3	GND
C7	GND	G9	GND
C8	SDI, I/O	J5	GND
D6	CLKB, I/O	J7	GND
D10	GND	J9	SDO
E3	GND	K6	VCC

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



## **PG132**



### Note



PG132		
Pin Number	A1240A Function	
A1	MODE	
B5	GND	
B6	CLKB, I/O	
B7	CLKA, I/O	
B8	PRA, I/O	
В9	GND	
B12	SDI, I/O	
C3	DCLK, I/O	
C5	GND	
C6	PRB, I/O	
C7	VCC	
C9	GND	
D7	VCC	
E3	GND	
E11	GND	
E12	GND	
F4	GND	
G2	VCC	

PG132		
Pin Number	A1240A Function	
G3	VCC	
G4	VCC	
G10	VCC	
G11	VCC	
G12	VCC	
G13	VCC	
H13	GND	
J2	GND	
J3	GND	
J11	GND	
K7	VCC	
K12	GND	
L5	GND	
L7	VCC	
L9	GND	
M9	GND	
N12	SDO	

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



## **PG176**



### Note



PG176			PG176
Pin Number	A1280A Function	Pin Number	A1280A Functio
A9	CLKA, I/O	H3	VCC
B3	DCLK, I/O	H4	GND
B8	CLKB, I/O	H12	GND
B14	SDI, I/O	H13	VCC
C3	MODE	H14	VCC
C8	GND	J4	VCC
C9	PRA, I/O	J12	GND
D4	GND	J13	GND
D5	VCC	J14	VCC
D6	GND	K4	GND
D7	PRB, I/O	K12	GND
D8	VCC	L4	GND
D10	GND	M4	GND
D11	VCC	M5	VCC
D12	GND	M6	GND
E4	GND	M8	GND
E12	GND	M10	GND
F4	VCC	M11	VCC
F12	GND	M12	GND
G4	GND	N8	VCC
G12	VCC	P13	SDO
H2	VCC	I	

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



# 4 – Datasheet Information

# **List of Changes**

The following table lists critical changes that were made in each version of the datasheet.

Revision	Changes	Page
Revision 8 (January 2012)	The ACT 2 datasheet was formatted newly in the style used for current datasheets. The same information is present (other than noted in the list of changes for this revision) but divided into chapters.	
	Package names used in Table 1 • ACT 2 Product Family Profile and throughout the document were revised to match standards given in <i>Package Mechanical Drawings</i> (SAR 27395).	I
	The description for SDO pins had earlier been removed from the datasheet and has now been included again, in the "Pin Descriptions" section (SAR 35819).	2-21
	SDO pin numbers had earlier been removed from package pin assignment tables in the datasheet, and have now been restored to the pin tables (SAR 35819).	3-2
Revision 7 (June 2006)	The "Ordering Information" section was revised to include RoHS information.	II
Revision 6 (December 2000)	In the "PG176" package, pin A3 was incorrectly assigned as CLKA, I/O. A3 is a user I/O. Pin A9 is CLKA, I/O.	3-21



# **Datasheet Categories**

#### Categories

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

### **Product Brief**

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

#### Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

#### Preliminary

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

#### Production

This version contains information that is considered to be final.

### **Export Administration Regulations (EAR)**

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

### Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available at http://www.microsemi.com/soc/documents/ORT\_Report.pdf. Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local sales office for additional reliability information.



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at **www.microsemi.com**.

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.