

MB96670 Series

F²MC-16FX 16-Bit Microcontroller

MB96670 series is based on Cypress's advanced $F^2MC-16FX$ architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established $F^2MC-16LX$ family thus allowing for easy migration of $F^2MC-16LX$ Software to the new $F^2MC-16FX$ products.

F²MC-16FX product improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For high processing speed at optimized power consumption an internal PLL can be selected to supply the

CPU with up to 32MHz operation frequency from an external 4MHz to 8MHz resonator. The result is a minimum instruction cycle time of 31.2ns going together with excellent EMI behavior. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows selecting suitable operation frequencies for peripheral resources independent of the CPU speed.

Features

Technology

0.18µm CMOS

■CPU

- □ F²MC-16FX CPU
- Optimized instruction set for controller applications (bit, byte, word and long-word data types, 23 different addressing modes, barrel shift, variety of pointers)
- 8-byte instruction queue
- □ Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) instructions available

System clock

- \Box On-chip PLL clock multiplier (×1 to ×8, ×1 when PLL stop) \Box 4MHz to 8MHz crystal oscillator
- (maximum frequency when using ceramic resonator depends on Q-factor)
- □ Up to 8MHz external clock for devices with fast clock input feature
- □ 32.768kHz subsystem quartz clock
- □ 100kHz/2MHz internal RC clock for quick and safe startup, clock stop detection function, watchdog
- □ Clock source selectable from mainclock oscillator, subclock oscillator and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals
- The subclock oscillator is enabled by the Boot ROM program controlled by a configuration marker after a Power or External reset
- Low Power Consumption 13 operating modes (different Run, Sleep, Timer, Stop modes)
- On-chip voltage regulator

Internal voltage regulator supports a wide MCU supply voltage range (Min=2.7V), offering low power consumption

■Low voltage detection function

Reset is generated when supply voltage falls below programmable reference voltage

■Code Security

Protects Flash Memory content from unintended read-out

■DMA

Automatic transfer function independent of CPU, can be assigned freely to resources

Interrupts

□ Fast Interrupt processing □ 8 programmable priority levels □ Non-Maskable Interrupt (NMI)

■CAN

- □ Supports CAN protocol version 2.0 part A and B
- □ ISO16845 certified
- □ Bit rates up to 1Mbps
- □ 32 message objects
- Each message object has its own identifier mask
- Programmable FIFO mode (concatenation of message objects)
- □ Maskable interrupt
- □ Disabled Automatic Retransmission mode for Time Triggered CAN applications
- □ Programmable loop-back mode for self-test operation

■USART

- □ Full duplex USARTs (SCI/LIN)
- □ Wide range of baud rate settings using a dedicated reload timer
- □ Special synchronous options for adapting to different synchronous serial protocols
- LIN functionality working either as master or slave LIN device
- Extended support for LIN-Protocol to reduce interrupt load

■I²C

- □ Up to 400kbps
- □ Master and Slave functionality, 7-bit and 10-bit addressing





■A/D converter

□ SAR-type

- □ 8/10-bit resolution
- □ Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger, reload timers and PPGs
- □ Range Comparator Function
- □ Scan Disable Function
- □ ADC Pulse Detection Function

Source Clock Timers

Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)

■Hardware Watchdog Timer

- □ Hardware watchdog timer is active after reset
- □ Window function of Watchdog Timer is used to select the lower window limit of the watchdog interval
- Reload Timers
 - □ 16-bit wide
 - □ Prescaler with 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶ of peripheral clock frequency
 - □ Event count function

■Free-Running Timers

- □ Signals an interrupt on overflow
- Prescaler with 1, 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶, 1/2⁷, 1/2⁸ of peripheral clock frequency
- ■Input Capture Units
 - □ 16-bit wide
 - □ Signals an interrupt upon external event
 - □ Rising edge, Falling edge or Both (rising & falling) edges sensitive

Programmable Pulse Generator

- □ 16-bit down counter, cycle and duty setting registers
- □ Can be used as 2 × 8-bit PPG
- □ Interrupt at trigger, counter borrow and/or duty match
- □ PWM operation and one-shot operation
- □ Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock or of selected Reload timer underflow as clock input
- □ Can be triggered by software or reload timer
- □ Can trigger ADC conversion
- □ Timing point capture

Stepping Motor Controller

- Stepping Motor Controller with integrated high current output drivers
- □ Four high current outputs for each channel
- □ Two synchronized 8/10-bit PWMs per channel
- Internal prescaling for PWM clock: 1, 1/4, 1/5, 1/6, 1/8, 1/10, 1/12, 1/16 of peripheral clock
- Dedicated power supply for high current output drivers

- ■LCD Controller
- □ LCD controller with up to 4COM × 24SEG
- □ Internal or external voltage generation
- \square Duty cycle: Selectable from options: 1/2, 1/3 and 1/4
- □ Fixed 1/3 bias
- □ Programmable frame period
- □ Clock source selectable from four options (main clock, peripheral clock, subclock or RC oscillator clock)
- Internal divider resistors or external divider resistors
- □ On-chip data memory for display
- LCD display can be operated in Timer Mode
- □ Blank display: selectable
- □ All SEG, COM and V pins can be switched between general and specialized purposes
- Sound Generator
- □ 8-bit PWM signal is mixed with tone frequency from 16-bit reload counter
- □ PWM clock by internal prescaler: 1, 1/2, 1/4, 1/8 of peripheral clock

Real Time Clock

- Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
- Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- □ Read/write accessible second/minute/hour registers
- Can signal interrupts every half second/second/minute/hour/day
- Internal clock divider and prescaler provide exact 1s clock

External Interrupts

- □ Edge or Level sensitive
- □ Interrupt mask bit per channel
- Each available CAN channel RX has an external interrupt for wake-up
- □ Selected USART channels SIN have an external interrupt for wake-up
- Non Maskable Interrupt
 - □ Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
 - $\hfill\square$ Once enabled, can not be disabled other than by reset
 - □ High or Low level sensitive
 - □ Pin shared with external interrupt 0

■I/O Ports

- \square Most of the external pins can be used as general purpose I/O
- □ All push-pull outputs (except when used as I2C SDA/SCL line)
- □ Bit-wise programmable as input/output or peripheral signal
- □ Bit-wise programmable input enable
- One input level per GPIO-pin (either Automotive or CMOS hysteresis)
- □ Bit-wise programmable pull-up resistor





Built-in On Chip Debugger (OCD)

□ One-wire debug tool interface

Break function:

- Hardware break: 6 points (shared with code event)
- Software break: 4096 points

□ Event function

- Code event: 6 points (shared with hardware break)
- Data event: 6 points
- Event sequencer: 2 levels + reset
- Execution time measurement function
- □ Trace function: 42 branches
- □ Security function

- Flash Memory
 - □ Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
 - Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
 - □ Supports automatic programming, Embedded Algorithm
 - UVrite/Erase/Erase-Suspend/Resume commands
 - □ A flag indicating completion of the automatic algorithm
- □ Erase can be performed on each sector individually □ Sector protection
- □ Flash Security feature to protect the content of the Flash
- □ Low voltage detection during Flash erase or write



Contents

	Product Lineup	
2. E	Block Diagram	7
3. F	Pin Assignment	8
	Pin Description	
5. F	Pin Circuit Type	11
6. I/	O Circuit Type	13
7. N	lemory Map	19
8. F	AMSTART Addresses	20
9. L	Jser ROM Memory Map For Flash Devices	21
	Serial Programming Communication Interface	
	nterrupt Vector Table	
12. H	landling Precautions	27
12.1	Precautions for Product Design	27
12.2	Precautions for Package Mounting	28
12.3	Precautions for Use Environment	29
13. H	landling Devices	
13.1	Latch-up prevention	
13.2	Unused pins handling	
13.3	External clock usage	
13.3	1 Single phase external clock for Main oscillator	31
	2 Single phase external clock for Sub oscillator	
13.3	3 Opposite phase external clock	
13.4	Notes on PLL clock mode operation	
13.5	Power supply pins (Vcc/Vss)	
13.6	Crystal oscillator and ceramic resonator circuit	
13.7	Turn on sequence of power supply to A/D converter and analog inputs	
13.8	Pin handling when not using the A/D converter	32
13.9	Notes on Power-on	
	0 Stabilization of power supply voltage	32
13.1		
13.1	2 Serial communication	32
13.1	3 Mode Pin (MD)	32
14. E	ectrical Characteristics	
14.1	Absolute Maximum Ratings	33
14.2	Recommended Operating Conditions	35
	DC Characteristics	
	1 Current Rating	
14.3	2 Pin Characteristics	
14.4		
	1 Main Clock Input Characteristics	
	2 Sub Clock Input Characteristics	
	3 Built-in RC Oscillation Characteristics	
	4 Internal Clock Timing	
	5 Operating Conditions of PLL	
	6 Reset Input	
14.4	7 Power-on Reset Timing	46





14.4.8 USART Timing
14.4.9 External Input Timing
14.4.10 I ² C Timing
14.5 A/D Converter
14.5.1 Electrical Characteristics for the A/D Converter
14.5.2 Accuracy and Setting of the A/D Converter Sampling Time
14.5.3 Definition of A/D Converter Terms
14.6 High Current Output Slew Rate
14.7 Low Voltage Detection Function Characteristics
14.8 Flash Memory Write/Erase Characteristics
15. Example Characteristics
16. Ordering Information
17. Package Dimension
18. Major Changes
Document History



1. Product Lineup

Features		MB96670	Remark
Product Type		Flash Memory Product	
Subclock		Subclock can be set by software	
Dual Operation Flash Memory	RAM	-	
64.5KB + 32KB	4KB	MB96F673R, MB96F673A	Product Options R: MCU with CAN
128.5KB + 32KB	4KB	MB96F675R, MB96F675A	A: MCU without CAN
Package		LQFP-64 FPT-64P-M23/M24	
DMA		2ch	
USART		2ch	LIN-USART 0/1
with automatic LIN-He transmission/reception	eader	Yes (only 1ch)	LIN-USART 0
with 16 byte RX- and TX-FIFO		No	
I ² C		1ch	$I^2C 0$
8/10-bit A/D Converter		12ch	AN 8/9/12/13/16 to 23
with Data Buffer		No	
with Range Comparato	r	Yes	
with Scan Disable		Yes	
with ADC Pulse Detect	tion	Yes	
16-bit Reload Timer (RLT)		3ch	RLT 1/2/6
16-bit Free-Running Timer (FRT)		2ch	FRT 0/1
16-bit Input Capture Unit (ICU)		4ch (2 channels for LIN-USART)	ICU 0/1/4/5 ICU 0/1 for LIN-USART
8/16-bit Programmable Pulse Genera	tor (PPG)	4ch (16-bit) / 8ch (8-bit)	PPG 0 to 3
with Timing point capt		Yes	
with Start delay with Ramp		No	
		No	
CAN Interface		lch	CAN 0 32 Message Buffers
Stepping Motor Controller (SMC)		2ch	SMC 0/1
External Interrupts (INT)		7ch	INT 0 to 4/6/7
Non-Maskable Interrupt (NMI)		1ch	
Sound Generator (SG)		lch	SG 0
LCD Controller		4COM × 24SEG	COM 0 to 3 SEG 3 to 6/8 to 11/ 19 to 21/23/30/36 to 39/42/45 to 47/54 to 56
Real Time Clock (RTC)		1ch	
I/O Ports		48 (Dual clock mode) 50 (Single clock mode)	
Clock Calibration Unit (CAL)		1ch	
Clock Output Function		2ch	
Low Voltage Detection Function		Yes	Low voltage detection function can be disabled by software
Hardware Watchdog Timer		Yes	
On-chip RC-oscillator		Yes	
On-chip Debugger		Yes	

Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package.

It is necessary to use the port relocate function of the general I/O port according to your function use.



2. Block Diagram





3. Pin Assignment





4. Pin Description

Pin name	Feature	Description
ADTG	ADC	A/D converter trigger input pin
ANn	ADC	A/D converter channel n input pin
AVcc	Supply	Analog circuits power supply pin
AVRH	ADC	A/D converter high reference voltage input pin
AVss	Supply	Analog circuits power supply pin
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin
CKOTn	Clock Output function	Clock Output function n output pin
CKOTn_R	Clock Output function	Relocated Clock Output function n output pin
CKOTXn	Clock Output function	Clock Output function n inverted output pin
COMn	LCD	LCD Common driver pin
DEBUG I/F	OCD	On Chip Debugger input/output pin
DVcc	Supply	SMC pins power supply
DVss	Supply	SMC pins power supply
INn	ICU	Input Capture Unit n input pin
INn_R	ICU	Relocated Input Capture Unit n input pin
INTn	External Interrupt	External Interrupt n input pin
INTn_R	External Interrupt	Relocated External Interrupt n input pin
MD	Core	Input pin for specifying the operating mode
NMI	External Interrupt	Non-Maskable Interrupt input pin
Pnn_m	GPIO	General purpose I/O pin
PPGn	PPG	Programmable Pulse Generator n output pin (16bit/8bit)
PPGn_R	PPG	Relocated Programmable Pulse Generator n output pin (16bit/8bit)
PPGn_B	PPG	Programmable Pulse Generator n output pin (16bit/8bit)
PWMn	SMC	SMC PWM high current output pin
RSTX	Core	Reset input pin
RXn	CAN	CAN interface n RX input pin
SCKn	USART	USART n serial clock input/output pin
SCLn	l ² C	I ² C interface n clock I/O input/output pin
SDAn	l ² C	I ² C interface n serial data I/O input/output pin
SEGn	LCD	LCD Segment driver pin
SGAn	Sound Generator	Sound Generator amplitude output pin
SGOn	Sound Generator	Sound Generator sound/tone output pin
SINn	USART	USART n serial data input pin
SOTn	USART	USART n serial data output pin
TINn	Reload Timer	Reload Timer n event input pin
TINn_R	Reload Timer	Relocated Reload Timer n event input pin
TOTn	Reload Timer	Reload Timer n output pin
TOTn_R	Reload Timer	Relocated Reload Timer n output pin
TTGn	PPG	Programmable Pulse Generator n trigger input pin
TXn	CAN	CAN interface n TX output pin



Pin name	Feature	Description	
Vn	LCD	LCD voltage reference pin	
Vcc	Supply	Power supply pin	
Vss	Supply	Power supply pin	
WOT_R	RTC	Relocated Real Time clock output pin	
X0	Clock	Oscillator input pin	
X0A	Clock	Subclock Oscillator input pin	
X1	Clock	Oscillator output pin	
X1A	Clock	Subclock Oscillator output pin	



5. Pin Circuit Type

Pin no.	I/O circuit type*	Pin name
1	Supply	Vss
2	F	С
3	М	P03_7 / INT1 / SIN1
4	Н	P13_0 / INT2 / SOT1
5	Р	P13_1 / INT3 / SCK1 / SEG42
6	J	P00_7 / SEG19 / SGO0
7	J	P01_0 / SEG20 / SGA0
8	J	P02_2 / SEG30 / CKOT0_R
9	J	P06_5 / IN1 / SEG54 / TTG1
10	J	P06_6 / TIN1 / SEG55 / IN4_R
11	J	P06_7 / TOT1 / SEG56 / IN5_R
12	К	P05_0 / AN8
13	К	P05_1 / AN9
14	Supply	AVcc
15	G	AVRH
16	Supply	AVss
17	К	P05_4 / AN12 / INT2_R / WOT_R
18	К	P05_5 / AN13
19	R	P08_0 / PWM1P0 / AN16
20	R	P08_1 / PWM1M0 / AN17
21	R	P08_2 / PWM2P0 / AN18
22	R	P08_3 / PWM2M0 / AN19
23	Supply	DVcc
24	Supply	DVss
25	R	P08_4 / PWM1P1 / AN20
26	R	P08_5 / PWM1M1 / AN21
27	R	P08_6 / PWM2P1 / AN22
28	R	P08_7 / PWM2M1 / AN23
29	Р	P13_4 / SIN0 / INT6 / SEG45
30	J	P13_5 / SOT0 / ADTG / INT7 / SEG46
31	Р	P13_6 / SCK0 / CKOTX0 / SEG47
32	Ν	P04_4 / PPG3 / SDA0



Pin no.	I/O circuit type*	Pin name
33	N	P04_5 / SCL0
34	0	DEBUG I/F
35	н	P17_0
36	С	MD
37	A	X0
38	A	X1
39	Supply	Vss
40	В	P04_0 / X0A
41	В	P04_1 / X1A
42	С	RSTX
43	J	P11_7 / SEG3 / IN0_R
44	J	P11_0 / COM0
45	J	P11_1 / COM1 / PPG0_R
46	J	P11_2 / COM2 / PPG1_R
47	J	P11_3 / COM3 / PPG2_R
48	J	P12_0 / SEG4 / IN1_R
49	J	P12_1 / SEG5 / TIN1_R / PPG0_B
50	J	P12_2 / SEG6 / TOT1_R / PPG1_B
51	J	P12_4 / SEG8
52	J	P12_5 / SEG9 / TIN2_R / PPG2_B
53	J	P12_6 / SEG10 / TOT2_R / PPG3_B
54	J	P12_7 / SEG11 / INT1_R
55	J	P01_1 / SEG21 / CKOT1
56	J	P01_3 / SEG23
57	L	P03_0 / SEG36 / V0
58	L	P03_1 / SEG37 / V1
59	L	P03_2 / SEG38 / V2
60	L	P03_3 / SEG39 / V3
61	М	P03_4 / RX0 / INT4
62	н	P03_5 / TX0
63	н	P03_6 / INT0 / NMI
64	Supply	Vcc

*: See "I/O CIRCUIT TYPE" for details on the I/O circuit types.



6. I/O Circuit Type









Туре	Circuit	Remarks
F	P-ch N-ch	Power supply input protection circuit
G	P-ch N-ch	 A/D converter ref+ (AVRH) power supply input pin with protection circuit Without protection circuit against V_{CC} for pins AVRH
H	P-ch P-ch Pout P-ch Pout P-ch Nout Standby control	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) Automotive input with input shutdown function Programmable pull-up resistor
J	Pull-up control P-ch P-ch P-ch P-ch P-ch Pout Nout Automotive input for input shutdown SEG or COM output	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) Automotive input with input shutdown function Programmable pull-up resistor SEG or COM output



Туре	Circuit	Remarks
К	Pull-up control	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) Automotive input with input shutdown function Programmable pull-up resistor
	P-ch P-ch P-ch Pout	Analog input
	Standby control	
	Analog input	
L	Pull-up control	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) Automotive input with input shutdown function
	P-ch P-ch Pout	 Programmable pull-up resistor Vn input or SEG output
	Standby control	
	······································	
M	Pull-up control	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor
	P-ch P-ch Pout	
	Standby control for input shutdown	



Туре	Circuit	Remarks
N	P-ch P-ch Pout	 CMOS level output (I_{OL} = 3mA, I_{OH} = -3mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor *: N-channel transistor has slew rate control according to I²C spec, irrespective of usage.
	Standby control	
0	Standby control	 Open-drain I/O Output 25mA, Vcc = 2.7V TTL input
P	P-ch P-ch Pout P-ch P-ch Pout P-ch Nout R Hysteresis input for input shutdown SEG or COM output	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) CMOS hysteresis inputs with input shutdown function Programmable pull-up resistor SEG or COM output







7. Memory Map

FF:FFF _H USER ROM*1 DD:FFFF _H	
10:0000 _H	
0F:C000 _H Boot-ROM	
0E:9000 _H Peripheral	
Reserved	
01:0000 _H	
00:8000 _H ROM/RAM	
RAMSTART0*2 Internal RAM bank0	
Reserved	
00:0C00 _H 00:0380 _H Регipheral	
00:0180 _H GPR* ³	
00:0100 _H DMA	
00:00F0 _H Reserved	
00:0000 _H Peripheral	

*1: For details about USER ROM area, see "User ROM Memory Map For Flash Devices" on the following pages.

*2: For RAMSTART addresses, see the table on the next page.

*3: Unused GPR banks can be used as RAM area.

GPR: General-Purpose Register

The DMA area is only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.



8. RAMSTART Addresses

Devices	Bank 0 RAM size	RAMSTART0
MB96F673 MB96F675	4KB	00:7200 _H



9. User ROM Memory Map For Flash Devices

CPU mode address	Flash memory mode address	MB96F673 Flash size 64.5KB + 32KB	MB96F675 Flash size 128.5KB + 32KB	
FF:FFFFH FF:0000H	3F:FFFFн 3F:0000н	SA39 - 64KB	SA39 - 64KB	Donk A of Floop A
FE:FFFFH FE:0000H	3E:FFFFн 3E:0000н		SA38 - 64KB	Bank A of Flash A
DF:A000H		Reserved	Reserved	
DF:9FFFн DF:8000н	1F:9FFFн 1F:8000н	SA4 - 8KB	SA4 - 8KB	
DF:7FFFH DF:6000H	1F:7FFFн 1F:6000н	SA3 - 8KB	SA3 - 8KB	Bank B of Flash A
DF:5FFFH DF:4000H	1F:5FFFн 1F:4000н	SA2 - 8KB	SA2 - 8KB	
DF:3FFFH	1F:3FFFH	SA1 - 8KB	SA1 - 8KB	
DF:2000н DF:1FFFн DF:0000н	<u>1F:2000н</u> 1F:1FFFн 1F:0000н	SAS - 512B*	SAS - 512B*	Bank A of Flash
		Reserved	Reserved	

Sector SAS contains the ROM configuration block RCBA at CPU address DF:0000H -DF:01FFH. SAS can not be used for E^2 PROM emulation.



10. Serial Programming Communication Interface

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

MB96670							
Pin Number	Pin Number USART Number						
29		SIN0					
30	USART0	SOT0					
31		SCK0					
3		SIN1					
4	USART1	SOT1					
5		SCK1					



11. Interrupt Vector Table

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
0	3FC _H	CALLV0	No	-	CALLV instruction
1	3F8 _H	CALLV1	No	-	CALLV instruction
2	3F4 _H	CALLV2	No	-	CALLV instruction
3	3F0 _H	CALLV3	No	-	CALLV instruction
4	3EC _H	CALLV4	No	-	CALLV instruction
5	3E8 _H	CALLV5	No	-	CALLV instruction
6	3E4 _H	CALLV6	No	-	CALLV instruction
7	3E0 _Н	CALLV7	No	-	CALLV instruction
8	3DC _H	RESET	No	-	Reset vector
9	3D8 _H	INT9	No	-	INT9 instruction
10	3D4 _H	EXCEPTION	No	-	Undefined instruction execution
11	3D0 _Н	NMI	No	-	Non-Maskable Interrupt
12	3CC _H	DLY	No	12	Delayed Interrupt
13	3C8 _Н	RC_TIMER	No	13	RC Clock Timer
14	3C4 _H	MC_TIMER	No	14	Main Clock Timer
15	3C0 _Н	SC_TIMER	No	15	Sub Clock Timer
16	3BC _H	LVDI	No	16	Low Voltage Detector
17	3B8 _Н	EXTINT0	Yes	17	External Interrupt 0
18	3B4 _H	EXTINT1	Yes	18	External Interrupt 1
19	3B0 _Н	EXTINT2	Yes	19	External Interrupt 2
20	3AC _H	EXTINT3	Yes	20	External Interrupt 3
21	3А8 _Н	EXTINT4	Yes	21	External Interrupt 4
22	3A4 _H	-	-	22	Reserved
23	3A0 _H	EXTINT6	Yes	23	External Interrupt 6
24	39C _H	EXTINT7	Yes	24	External Interrupt 7
25	398 _н	-	-	25	Reserved
26	394 _Н	-	-	26	Reserved
27	390 _Н	-	-	27	Reserved
28	38C _H	-	-	28	Reserved
29	388 _H	-	-	29	Reserved
30	384 _H	-	-	30	Reserved
31	380 _H	-	-	31	Reserved
32	37C _H	-	-	32	Reserved
33	378 _H	CAN0	No	33	CAN Controller 0
34	374 _H	-	-	34	Reserved
35	370 _Н	-	-	35	Reserved
36	36C _H	-	-	36	Reserved
37	368 _H	-	-	37	Reserved
38	364 _H	PPG0	Yes	38	Programmable Pulse Generator 0
39	360н	PPG1	Yes	39	Programmable Pulse Generator 1



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
40	35C _H	PPG2	Yes	40	Programmable Pulse Generator 2
41	358 _н	PPG3	Yes	41	Programmable Pulse Generator 3
42	354 _Н	-	-	42	Reserved
43	350 _Н	-	-	43	Reserved
44	34C _H	-	-	44	Reserved
45	348 _H	-	-	45	Reserved
46	344 _H	-	-	46	Reserved
47	340 _H	-	-	47	Reserved
48	33C _H	-	-	48	Reserved
49	338 _H	-	-	49	Reserved
50	334 _H	-	-	50	Reserved
51	330 _Н	-	-	51	Reserved
52	32C _H	-	-	52	Reserved
53	328 _H	-	-	53	Reserved
54	324 _H	-	-	54	Reserved
55	320 _H	-	-	55	Reserved
56	31C _H	-	-	56	Reserved
57	318 _H	-	-	57	Reserved
58	314 _H	-	-	58	Reserved
59	310 _H	RLT1	Yes	59	Reload Timer 1
60	30C _H	RLT2	Yes	60	Reload Timer 2
61	308 _H	-	-	61	Reserved
62	304 _Н	-	-	62	Reserved
63	300 _Н	-	-	63	Reserved
64	2FC _H	RLT6	Yes	64	Reload Timer 6
65	2F8 _H	ICU0	Yes	65	Input Capture Unit 0
66	2F4 _H	ICU1	Yes	66	Input Capture Unit 1
67	2F0 _H	-	-	67	Reserved
68	2EC _H	-	-	68	Reserved
69	2E8 _H	ICU4	Yes	69	Input Capture Unit 4
70	2E4 _H	ICU5	Yes	70	Input Capture Unit 5
71	2E0 _Н	-	-	71	Reserved
72	2DC _H	-	-	72	Reserved
73	2D8 _H	-	-	73	Reserved
74	2D4 _H	-	-	74	Reserved
75	2D0 _H	-	-	75	Reserved
76	2CC _H	-	-	76	Reserved
77	2C8 _H	-	-	77	Reserved
78	2C4 _H	-	-	78	Reserved
79	2C0 _H	-	-	79	Reserved
80	2BC _H	-	-	80	Reserved



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description	
81	2B8 _H	-	-	81	Reserved	
82	2B4 _H	-	-	82	Reserved	
83	2B0 _H	-	-	83	Reserved	
84	2AC _H	-	-	84	Reserved	
85	2А8 _н	-	-	85	Reserved	
86	2A4 _H	-	-	86	Reserved	
87	2A0 _H	-	-	87	Reserved	
88	29C _Н	-	-	88	Reserved	
89	298 _H	FRT0	Yes	89	Free-Running Timer 0	
90	294 _H	FRT1	Yes	90	Free-Running Timer 1	
91	290 _H	-	-	91	Reserved	
92	28C _H	-	-	92	Reserved	
93	288 _H	RTC0	No	93	Real Time Clock	
94	284 _H	CAL0	No	94	Clock Calibration Unit	
95	280 _H	SG0	No	95	Sound Generator 0	
96	27C _H	IIC0	Yes	96	I ² C interface 0	
97	278 _H	-	-	97	Reserved	
98	274 _H	ADC0	Yes	98	A/D Converter 0	
99	270 _Н	-	-	99	Reserved	
100	26C _H	-	-	100	Reserved	
101	268 _H	LINR0	Yes	101	LIN USART 0 RX	
102	264 _H	LINT0	Yes	102	LIN USART 0 TX	
103	260 _H	LINR1	Yes	103	LIN USART 1 RX	
104	25C _H	LINT1	Yes	104	LIN USART 1 TX	
105	258 _Н	-	-	105	Reserved	
106	254 _H	-	-	106	Reserved	
107	250 _H	-	-	107	Reserved	
108	24C _H	-	-	108	Reserved	
109	248 _H	-	-	109	Reserved	
110	244 _H	-	-	110	Reserved	
111	240 _H	-	-	111	Reserved	
112	23C _H	-	-	112	Reserved	
113	238 _H	-	-	113	Reserved	
114	234 _H	-	-	114	Reserved	
115	230 _H	-	-	115	Reserved	
116	22C _H	-	-	116	Reserved	
117	228 _H	-	-	117	Reserved	
118	224 _H	-	-	118	Reserved	
119	220 _H	-	-	119	Reserved	
120	21C _H	-	-	120	Reserved	



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
121	218 _H	-	-	121	Reserved
122	214 _H	-	-	122	Reserved
123	210 _H	-	-	123	Reserved
124	20C _H	-	-	124	Reserved
125	208 _H	-	-	125	Reserved
126	204 _H	-	-	126	Reserved
127	200 _H	-	-	127	Reserved
128	1FC _H	-	-	128	Reserved
129	1F8 _Н	-	-	129	Reserved
130	1F4 _H	-	-	130	Reserved
131	1F0 _Н	-	-	131	Reserved
132	1EC _H	-	-	132	Reserved
133	1E8 _H	FLASHA	Yes	133	Flash memory A interrupt
134	1E4 _H	-	-	134	Reserved
135	1E0 _H	-	-	135	Reserved
136	1DC _H	-	-	136	Reserved
137	1D8 _H	-	-	137	Reserved
138	1D4 _H	-	-	138	Reserved
139	1D0 _H	ADCRC0	No	139	A/D Converter 0 - Range Comparator
140	1CC _H	ADCPD0	No	140	A/D Converter 0 - Pulse detection
141	1C8 _H	-	-	141	Reserved
142	1C4 _H	-	-	142	Reserved
143	1C0 _н	-	-	143	Reserved





12. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

12.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.

3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

■Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

■Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

■Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.



■ Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

12.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

■Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

■Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

■Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- 2. Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.

When you open Dry Package that recommends humidity 40% to 70% relative humidity.

- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h



■ Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- 3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 $M\Omega$).

Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.

- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

12.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

2. Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

3. Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

4. Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

5. Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.



13. Handling Devices

Special care is required for the following when handling the device:

- Latch-up prevention
- · Unused pins handling
- · External clock usage
- · Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- · Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- · Pin handling when not using the A/D converter
- · Notes on Power-on
- Stabilization of power supply voltage
- SMC power supply pins
- Serial communication
- Mode Pin (MD)

13.1 Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than V_{CC} or lower than V_{SS} is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pins and Vss pins.
- The AV_{CC} power supply is applied before the V_{CC} voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AV_{CC}, AVRH) exceed the digital power-supply voltage.

13.2 Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent

damage of the device. To prevent latch-up, they must therefore be pulled up or pulled down through resistors which should be more than $2k\Omega$.

Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with

either input disabled or external pull-up/pull-down resistor as described above.



13.3 External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration.

See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

13.3.1 Single phase external clock for Main oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.



13.3.2 Single phase external clock for Sub oscillator

When using a single phase external clock for the Sub oscillator, "External clock mode" must be selected and

X0A/P04_0 pin must be driven. X1A/P04_1 pin can be configured as GPIO.

13.3.3 Opposite phase external clock

When using an opposite phase external clock, X1 (X1A) pins must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. Supply level on X0 and X1 pins must be 1.8V.



13.4 Notes on PLL clock mode operation

If the microcontroller is operated with PLL clock mode and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

13.5 Power supply pins (Vcc/Vss)

It is required that all V_{CC} -level as well as all V_{SS} -level power supply pins are at the same potential. If there is more than one V_{CC} or V_{SS} level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

Vcc and Vss pins must be connected to the device from the power supply with lowest possible impedance.

The smoothing capacitor at Vcc pin must use the one of a capacity value that is larger than Cs.

Besides this, as a measure against power supply noise, it is required to connect a bypass capacitor of about 0.1µF between Vcc and Vss pins as close as possible to Vcc and Vss pins.



13.6 Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

13.7 Turn on sequence of power supply to A/D converter and analog inputs

It is required to turn the A/D converter power supply (AV_{CC}, AVRH) and analog inputs (ANn) on after turning the digital power supply (V_{CC}) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, AVRH must not exceed AV_{CC} . Input voltage for ports shared with analog input ports also must not exceed AV_{CC} (turning the analog and digital power supplies simultaneously on or off is acceptable).

13.8 Pin handling when not using the A/D converter

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = V_{SS}$.

13.9 Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than $50\mu s$ from 0.2V to 2.7V.

13.10Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the V_{CC} power supply voltage, a malfunction may occur. The V_{CC} power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that V_{CC} ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard V_{CC} power supply voltage and the transient fluctuation rate becomes $0.1V/\mu s$ or less in instantaneous fluctuation for power supply switching.

13.11SMC power supply pins

All DVcc /DVss pins must be set to the same level as the Vcc /Vss pins.

Note that the SMC I/O pin state is undefined if DV_{CC} is powered on and V_{CC} is below 3V. To avoid this, V_{CC} must always be powered on before DV_{CC} .

DVcc/DVss must be applied when using SMC I/O pin as GPIO.

13.12Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

13.13Mode Pin (MD)

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.



14. Electrical Characteristics

14.1 Absolute Maximum Ratings

Parameter	Symbol	Condition		ating	Unit	Remarks	
	Cymbol	Contaition	Min Max		onic	itellial k5	
Power supply voltage*1	V _{cc}	-	V _{SS} - 0.3	V _{SS} + 6.0	V		
Analog power supply voltage*1	AV _{CC}	-	V _{SS} - 0.3	V _{SS} + 6.0	V	$V_{CC} = AV_{CC}^{*2}$	
Analog reference voltage* ¹	AVRH	-	V _{SS} - 0.3	V _{SS} + 6.0	V	AV _{CC} ≥ AVRH, AVRH ≥ AV _{SS}	
SMC Power supply*1	DVcc	-	V _{SS} - 0.3	V _{SS} + 6.0	V	$V_{CC} = AV_{CC} = DV_{CC}^{*2}$	
LCD power supply voltage*1	V0 to V3	-	V _{SS} - 0.3	V _{SS} + 6.0	V	V0 to V3 must not exceed V _{CC}	
Input voltage*1	VI	-	V _{SS} - 0.3	V _{SS} + 6.0	V	$V_1 \le (D)V_{CC} + 0.3V^{*3}$	
Output voltage*1	Vo	-	V _{SS} - 0.3	V _{SS} + 6.0	V	$V_0 \le (D)V_{CC} + 0.3V^{*3}$	
Maximum Clamp Current	I _{CLAMP}	-	-4.0	+4.0	mA	Applicable to general purpose I/O pins * ⁴	
Total Maximum Clamp Current	Σ I _{CLAMP}	-	-	16	mA	Applicable to general purpose I/O pins *4	
·	I _{OL}	-	-	15	mA	Normal port	
"L" level maximum		T _A = -40°C	-	52	mA		
output current	I OLSMC	T _A = +25°C	-	39	mA	High current port	
ouipui curreni	IOLSMC	T _A = +85°C	-	32	mA	riigh current port	
		T _A = +105°C	-	30	mA		
	I _{OLAV}	-	-	4	mA	Normal port	
"L" level average		T _A = -40°C	-	40	mA		
output current	I _{OLAVSMC}	T _A = +25°C	-	30	mA	High current port	
ouipui curreni		T _A = +85°C	-	25	mA	riigh current port	
		T _A = +105°C	-	23	mA		
"L" level maximum	ΣI _{OL}	-	-	34	mA	Normal port	
overall output current	ΣI _{OLSMC}	-	-	180	mA	High current port	
"L" level average	ΣΙ _{ΟLAV}	-	-	17	mA	Normal port	
overall output current	ΣI _{OLAVSMC}	-	-	90	mA	High current port	
	I _{OH}	-	-	-15	mA	Normal port	
"H" level maximum		T _A = -40°C	-	-52	mA		
output current	I _{OHSMC}	T _A = +25°C	-	-39	mA	High current port	
output ourront	IOHSMC	T _A = +85°C	-	-32	mA		
		T _A = +105°C	-	-30	mA		
	I _{OHAV}	-	-	-4	mA	Normal port	
"H" level average		T _A = -40°C	-	-40	mA		
output current	I _{OHAVSMC}	T _A = +25°C	-	-30	mA	High current port	
output ouriont	-OHAV SIVIC	T _A = +85°C	-	-25	mA	i iigii cairciit poit	
		T _A = +105°C	-	-23	mA		
"H" level maximum	Σι _{OH}	-	-	-34	mA	Normal port	
overall output current	ΣI _{OHSMC}	-	-	-180	mA	High current port	
"H" level average	ΣΙ _{ΟΗΑV}	-	-	-17	mA	Normal port	
overall output current	ΣI _{OHAVSMC}	-	-	-90	mA	High current port	
Power consumption* ⁵	P _D	T _A = +105°C	-	281 ^{*6}	mW		
Operating ambient temperature	T _A	-	-40	+105	°C		
Storage temperature	T _{STG}	-	-55	+150	°C		



- ^{*1}: This parameter is based on $V_{SS} = AV_{SS} = DV_{SS} = 0V$.
- ^{*2}: AV_{CC} and V_{CC} and DV_{CC} must be set to the same voltage. It is required that AV_{CC} does not exceed V_{CC}, DV_{CC} and that the voltage at the analog inputs does not exceed AV_{CC} when the power is switched on.
- *³: V_I and V_O should not exceed V_{CC} + 0.3V. V_I should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating. Input/Output voltages of high current ports depend on DV_{CC}. Input/Output voltages of standard ports depend on V_{CC}.
- ^{*4}: Applicable to all general purpose I/O pins (Pnn_m).
 - · Use within recommended operating conditions.
 - Use at DC voltage (current).
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.
 - The DEBUG I/F pin has only a protective diode against V_{SS}. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.
 - · Sample recommended circuits:



^{*5}: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows: $P_D = P_{IO} + P_{INT}$

 P_{IO} = Σ (V_{OL} × I_{OL} + V_{OH} × I_{OH}) (I/O load power dissipation, sum is performed on all I/O ports)

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$ (internal power dissipation)

 I_{CC} is the total core current consumption into V_{CC} as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

 I_A is the analog current consumption into AV_{CC}.

^{*6}: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.

WARNING

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



14.2 Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = DV_{SS} = 0V)$

Parameter	Symbol	Value			Unit	Remarks	
	Symbol	Min	Тур	Max	Unit	Remarks	
Power supply voltage	V _{CC} ,	2.7	-	5.5	V		
	AV _{CC} , DV _{CC}	2.0	-	5.5	V	Maintains RAM data in stop mode	
Smoothing capacitor at C pin	Cs	0.5	1.0 to 3.9	4.7	μF	$\begin{array}{l} 1.0 \mu F \mbox{ (Allowance within \pm 50\%)} \\ 3.9 \mu F \mbox{ (Allowance within \pm 20\%)} \\ Please use the ceramic capacitor or the capacitor of the frequency response of this level. \\ The smoothing capacitor at V_{CC} must use the one of a capacity value that is larger than C_s. \end{array}$	

WARNING

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



14.3 DC Characteristics

14.3.1 Current Rating

_		Pin	$(v_{CC} = Av_{CC} = Dv_{CC} = 2.7 \text{ to}$, .	Value	00 -			
Parameter	Symbol Pill Condition		Conditions	Min	Тур	Max	Unit	Remarks	
	I _{CCPLL}		PLL Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32MHz Flash 0 wait	-	25	-	mA	T _A = +25°C	
			(CLKRC and CLKSC stopped)	-	-	34	mA	T _A = +105°C	
			Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz Flash 0 wait	-	3.5	-	mA	T _A = +25°C	
			(CLKPLL, CLKSC and CLKRC stopped)	-	-	7.5	mA	T _A = +105°C	
Power supply current in Run	I _{CCRCH}	I _{CCRCH} Vcc	RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz Flash 0 wait	-	1.7	-	mA	T _A = +25°C	
modes ^{*1}			(CLKMC, CLKPLL and CLKSC stopped)	-	-	5.5	mA	T _A = +105°C	
	ICCRCL	ICCRCL		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz Flash 0 wait	-	0.15	-	mA	T _A = +25°C
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	3.2	mA	T _A = +105°C	
	Іссѕив		Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz Flash 0 wait	-	0.1	-	mA	T _A = +25°C	
			(CLKMC, CLKPLL and CLKRC stopped)	-	-	3	mA	T _A = +105°C	


Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
Farameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Reillaiks	
	ICCSPLL		PLL Sleep mode with CLKS1/2 = CLKP1/2 = 32MHz	-	6.5	-	mA	T _A = +25°C	
			(CLKRC and CLKSC stopped)	-	-	13	mA	T _A = +105°C	
	Iccsmain		Main Sleep mode with CLKS1/2 = CLKP1/2 = 4MHz, SMCR:LPMSS = 0	-	0.9	-	mA	T _A = +25°C	
			(CLKPLL, CLKRC and CLKSC stopped)	-	-	4	mA	T _A = +105°C	
modes	Іссягсн		RC Sleep mode with CLKS1/2 = CLKP1/2 = CLKRC = 2MHz, SMCR:LPMSS = 0	-	0.5	-	mA	T _A = +25°C	
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	3.5	mA	T _A = +105°C	
	I _{CCSRCL}		RC Sleep mode with CLKS1/2 = CLKP1/2 = CLKRC = 100kHz	-	0.06	-	mA	T _A = +25°C	
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	2.7	mA	T _A = +105°C	
	I _{CCSSUB}		Sub Sleep mode with CLKS1/2 = CLKP1/2 = 32kHz,	-	0.04	-	mA	T _A = +25°C	
		Vcc	(CLKMC, CLKPLL and CLKRC stopped)	-	-	2.5	mA	T _A = +105°C	
		PLL Timer mode with CLKPLL = 32MHz (CLKRC	-	1800	2245	μA	T _A = +25°C		
	ICCTPLL		and CLKSC stopped)	-	-	3140	μA	T _A = +105°C	
			Main Timer mode with CLKMC = 4MHz, SMCR:LPMSS = 0	-	285	325	μΑ	T _A = +25°C	
			(CLKPLL, CLKRC and CLKSC stopped)	-	-	1055	μΑ	T _A = +105°C	
Power supply current in	I _{CCTRCH}		RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 0	-	160	210	μΑ	T _A = +25°C	
Timer modes ^{*2}			(CLKPLL, CLKMC and CLKSC stopped)	-	-	970	μA	T _A = +105°C	
	ICCTRCL		RC Timer mode with CLKRC = 100kHz	-	30	70	μA	T _A = +25°C	
			(CLKPLL, CLKMC and CLKSC stopped)	-	-	820	μA	T _A = +105°C	
	I _{CCTSUB}		Sub Timer mode with CLKSC = 32kHz	-	25	55	μΑ	T _A = +25°C	
			(CLKMC, CLKPLL and CLKRC stopped)	-	-	800	μΑ	T _A = +105°C	



Parameter	Symbol	Pin	Conditions	Min	Value	Max	Unit	Remarks
		name			Тур	IVIAX		
Power supply current	I _{CCH}		-	-	20	55	μΑ	T _A = +25°C
in Stop mode ^{*3}	-005				-	800	μΑ	$T_{A} = +105^{\circ}C$
Flash Power Down current	ICCFLASHPD		-	-	36	70	μA	
Power supply current for active Low		Vcc	Low voltage detector enabled	-	5	-	μA	T _A = +25°C
Voltage detector* ⁴				-	-	12.5	μA	$T_{A} = +105^{\circ}C$
Flash Write/	1			-	12.5	-	mA	T _A = +25°C
Erase current*5	ICCFLASH		-	-	-	20	mA	T _A = +105°C

*1: The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

^{*2}: The power supply current in Timer mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, I_{CCFLASHPD} must be added to the Power supply current.

The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.

^{*3}: The power supply current in Stop mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, I_{CCFLASHPD} must be added to the Power supply current.

^{*4}: When low voltage detector is enabled, I_{CCLVD} must be added to Power supply current.

^{*5}: When Flash Write / Erase program is executed, I_{CCFLASH} must be added to Power supply current.



14.3.2 Pin Characteristics

Deveneter	Cumb al	Din nome	Conditions		Value		L lus it	Demerke
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
	M	Port	-	V _{CC} × 0.7	-	V _{CC} + 0.3	V	CMOS Hysteresis input
	V _{IH}	inputs Pnn_m	-	V _{CC} × 0.8	-	V _{CC} + 0.3	V	AUTOMOTIVE Hysteresis input
	VIHXOS	Х0	External clock in "Fast Clock Input mode"	VD × 0.8	-	VD	V	VD=1.8V±0.15V
"H" level input voltage	VIHXOAS	X0A	External clock in "Oscillation mode"	V _{CC} × 0.8	-	V _{CC} + 0.3	V	
	V _{IHR}	RSTX	-	V _{CC} × 0.8	-	V _{CC} + 0.3	V	CMOS Hysteresis input
V _{IHM}	VIHM	MD	-	V _{CC} - 0.3	-	V _{CC} + 0.3	V	CMOS Hysteresis input
	V _{IHD}	DEBUG I/F	-	2.0	-	V _{CC} + 0.3	V	TTL Input
	VIL	Port inputs	-	V _{SS} - 0.3	-	$V_{CC} \times 0.3$	V	CMOS Hysteresis input
	VIL	Pnn_m	-	V _{SS} - 0.3	-	$V_{CC} \times 0.5$	V	AUTOMOTIVE Hysteresis input
	VILXOS	Х0	External clock in "Fast Clock Input mode"	V _{SS}	-	VD × 0.2	V	VD=1.8V±0.15V
"L" level input voltage	VILXOAS	X0A	External clock in "Oscillation mode"	V _{SS} - 0.3	-	$V_{CC} \times 0.2$	V	
1	V _{ILR}	RSTX	-	V _{SS} - 0.3	-	V _{CC} × 0.2	V	CMOS Hysteresis input
	VILM	MD	-	V _{SS} - 0.3	-	V _{SS} + 0.3	V	CMOS Hysteresis input
	V _{ILD}	DEBUG I/F	-	V _{SS} - 0.3	-	0.8	V	TTL Input





Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
	V _{OH4}	4mA type	$4.5V \le (D)V_{CC} \le 5.5V$ $I_{OH} = -4mA$ $2.7V \le (D)V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	(D)V _{CC} - 0.5	-	(D)V _{CC}	V	
"H" level output V _{OH30} voltage	V _{OH30}	High Drive type	$\begin{array}{l} 4.5 V \leq DV_{CC} \leq 5.5 V \\ I_{OH} = -52 m A \\ 2.7 V \leq DV_{CC} < 4.5 V \\ I_{OH} = -18 m A \\ 4.5 V \leq DV_{CC} \leq 5.5 V \\ I_{OH} = -39 m A \\ 2.7 V \leq DV_{CC} < 4.5 V \\ I_{OH} = -16 m A \\ 4.5 V \leq DV_{CC} \leq 5.5 V \\ I_{OH} = -32 m A \end{array}$	 DV _{cc} 0.5	-	DV _{cc}	V	$T_{A} = -40^{\circ}C$ $T_{A} = +25^{\circ}C$ $T_{A} = +85^{\circ}C$
			$\begin{array}{l} 2.7V \leq DV_{CC} < 4.5V\\ I_{OH} = -14.5mA\\ 4.5V \leq DV_{CC} \leq 5.5V\\ I_{OH} = -30mA\\ 2.7V \leq DV_{CC} < 4.5V\\ I_{OH} = -14mA \end{array}$	c < 4.5V bA c ≤ 5.5V c < 4.5V				$T_A = +05 \text{ C}$ $T_A = +105^{\circ}\text{C}$
	V _{OH3}	3mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OH} = -3mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	V _{CC} - 0.5	-	Vcc	V	
	V _{OL4}	4mA type	$4.5V \le (D)V_{CC} \le 5.5V$ $I_{OL} = +4mA$ $2.7V \le (D)V_{CC} < 4.5V$ $I_{OL} = +1.7mA$		-	0.4	V	
			$\begin{array}{l} 4.5 V \leq D V_{CC} \leq 5.5 V \\ I_{OL} = +52 m A \\ 2.7 V \leq D V_{CC} < 4.5 V \\ I_{OL} = +22 m A \\ 4.5 V \leq D V_{CC} \leq 5.5 V \end{array}$	_				T _A = -40°C
"L" level output Vo voltage	V _{OL30}	V _{OL30} High Drive type	$\begin{array}{l} I_{OL} = +39 \text{mA} \\ 2.7 \text{V} \leq \text{DV}_{CC} < 4.5 \text{V} \\ I_{OL} = +18 \text{mA} \\ 4.5 \text{V} \leq \text{DV}_{CC} \leq 5.5 \text{V} \\ I_{OL} = +32 \text{mA} \\ 2.7 \text{V} \leq \text{DV}_{CC} < 4.5 \text{V} \\ I_{OL} = +14 \text{mA} \end{array}$		-	0.5	v	$T_{A} = +25^{\circ}C$ $T_{A} = +85^{\circ}C$
			$4.5V \le DV_{CC} \le 5.5V$ $I_{OL} = +30mA$ $2.7V \le DV_{CC} < 4.5V$ $I_{OL} = +13.5mA$					T _A = +105°C
	V _{OL3}	3mA type	$2.7V \le V_{CC} < 5.5V$ $I_{OL} = +3mA$	-	-	0.4	V	
	V _{OLD}	DEBUG I/F	$V_{CC} = 2.7V$ $I_{OL} = +25mA$	0	-	0.25	V	





Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
Farameter	Symbol	Fin name	Conditions	Min	Тур	Max	Unit	Reinarks
Input leak	L.	Pnn_m	V _{SS} < V _I < V _{CC} AV _{SS} < V _I < AV _{CC} , AVRH	- 1	-	+ 1	μΑ	Single port pin except high current output I/O for SMC
current	I _{IL}	P08_m	DV _{SS} < V _I < DV _{CC} AV _{SS} < V _I < AV _{CC} , AVRH	- 3	-	+ 3	μA	
Total LCD leak current	Σ I _{ILCD}	All SEG/ COM pin	V _{CC} = 5.0V	-	0.5	10	μΑ	Maximum leakage current of all LCD pins
Internal LCD divide resistance	R _{LCD}	Between V3 and V2, V2 and V1, V1 and V0	$V_{CC} = 5.0V$	6.25	12.5	25	kΩ	
Pull-up resistance value	R _{PU}	Pnn_m	$V_{CC} = 5.0V \pm 10\%$	25	50	100	kΩ	
Pull-down resistance value	R _{DOWN}	P08_m	$V_{CC} = 5.0V \pm 10\%$	25	50	100	kΩ	
Input capacitance	C _{IN}	Other than C, Vcc, Vss, DVcc DVss, AVcc, AVcc, AVss, AVRH, P08_m	-	-	5	15	pF	
		P08_m	-	-	15	30	pF	

*: In the case of driving stepping motor directly or high current outputs, set "1" to the bit in the Port High Drive Register (PHDRnn:HDx="1").



14.4 AC Characteristics

14.4.1 Main Clock Input Characteristics

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, VD=1.8V\pm0.15V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

D	Cumhal Din			Value			D
Parameter	Symbol	Pin name	Min	Min Typ Max		Unit	Remarks
		X0, X1	4	-	8	MHz	When using a crystal oscillator, PLL off
Input frequency	fc		-	-	8	MHz	When using an opposite phase external clock, PLL off
			4	-	8	MHz	When using a crystal oscillator or opposite phase external clock, PLL on
laput fraguanay	£	XO	-	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off
Input frequency	f _{FCI}		4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on
Input clock cycle	t _{CYLH}	-	125	-	-	ns	
Input clock pulse width	P _{WH} , P _{WL}	-	55	-	-	ns	







14.4.2 Sub Clock Input Characteristics

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Farameter		name	Conditions	Min	Тур	Max	Unit	Relliaiks
Input frequency		VOA	-	-	32.768	-	kHz	When using an oscillation circuit
	f _{CL}	X0A, X1A	-	-	-	100	kHz	When using an opposite phase external clock
		X0A	-	-	-	50	kHz	When using a single phase external clock
Input clock cycle	t _{CYLL}	-	-	10	-	-	μS	
Input clock pulse width	-	-	P _{WH} /t _{CYLL} , P _{WL} /t _{CYLL}	30	-	70	%	

When using the crystal oscillator t_{CYLL} XOA,X1A V_{cc}



 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$



14.4.3 Built-in RC Oscillation Characteristics

		(V _{CC} =	$AV_{CC} = DV_{CC}$ Value	= 2.7V to 5.8	- Unit	$_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C$
Parameter	Symbol	Min	Тур	Max		Remarks
Clock frequency	4	50	100	200	kHz	When using slow frequency of RC oscillator
	f _{RC}	1	2	4	MHz	When using fast frequency of RC oscillator
RC clock stabilization time		80	160	320	μs	When using slow frequency of RC oscillator (16 RC clock cycles)
	t RCSTAB	64	128	256	μS	When using fast frequency of RC oscillator (256 RC clock cycles)

14.4.4 Internal Clock Timing

$(V_{CC} = AV_{CC} = D)$	$V_{\rm CC} = 2.7$ V to 5.5 V, $V_{\rm SS} = AV_{\rm S}$	$SS = DV_{SS} = 0V,$	$T_A = -40^{\circ}C$ to +	- 105°C)
Parameter	Symbol	Va	Unit	
Farameter	Symbol	Min	Мах	Unit
Internal System clock frequency (CLKS1 and CLKS2)	f _{CLKS1} , f _{CLKS2}	-	54	MHz
Internal CPU clock frequency (CLKB), Internal peripheral clock frequency (CLKP1)	f _{clkb} , f _{clkp1}	-	32	MHz
Internal peripheral clock frequency (CLKP2)	fclkp2	-	32	MHz



14.4.5 Operating Conditions of PLL

(Vo	$_{\rm CC} = AV_{\rm CC} = D$	V _{CC} = 2.	7V to 5.	5V, V _{SS} =	AV _{SS} = D	$V_{\rm SS} = 0$ V, $T_{\rm A} = -40^{\circ}$ C to + 105°C)	
Parameter	Symbol		Value		Unit	Remarks	
Farameter	Symbol	Min	Тур	Max	Onit	Remarks	
PLL oscillation stabilization wait time	t _{LOCK}	1	-	4	ms	For CLKMC = 4MHz	
PLL input clock frequency	f _{PLLI}	4	-	8	MHz		
PLL oscillation clock frequency	f _{CLKVCO}	56	-	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)	
PLL phase jitter	t _{PSKEW}	-5	-	+5	ns	For CLKMC (PLL input clock) ≥ 4MHz	



14.4.6 Reset Input

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to 5.5V, $V_{SS} = AV_{SS} = DV_{SS} = 0V$, $T_A = -40^{\circ}C$ to + 105°C)

Parameter	Symbol	Pin name	Va	Unit	
i didiletei	Cymbol	T in name	Min	Max	onic
Reset input time		RSTX	10	-	μS
Rejection of reset input time	t _{RSTL}	ROIA	1	-	μS





14.4.7 Power-on Reset Timing

	5	$(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 105^{\circ}\text{C})$							
Parameter	Svmbol	Pin name		Value		Unit			
Parameter	Symbol	Fill liallie	Min	Тур	Max	Unit			
Power on rise time	t _R	Vcc	0.05	-	30	ms			
Power off time	t _{OFF}	Vcc	1	-	-	ms			







14.4.8 USART Timing

Devenuetor	Symbo	Pin	Conditions	4.5V ≤ V ₀	_{cc} < 5.5V	2.7V ≤ V ₀	Uni	
Parameter	1	name	Conditions	Min	Max	Min	Max	t
Serial clock cycle time	t _{SCYC}	SCKn		4t _{CLKP1}	-	4t _{CLKP1}	-	ns
SCK $\downarrow \rightarrow$ SOT delay time	t _{SLOVI}	SCKn , SOTn	Internal shift clock mode	- 20	+ 20	- 30	+ 30	ns
$SOT \to SCK \uparrow delay \text{ time}$	t _{ovsн} ı	SCKn , SOTn		N×t _{CLKP1} – 20	-	N×t _{CLKP1} – 30	-	ns
$SIN \to SCK \uparrow setup time$	t _{i∨SHI}	SCKn , SINn		t _{CLKP1} + 45	-	t _{CLKP1} + 55	-	ns
SCK $\uparrow \rightarrow$ SIN hold time	t _{SHIXI}	SCKn , SINn		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKn		t _{CLKP1} + 10	-	t _{CLKP1} + 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKn		t _{CLKP1} + 10	-	t _{CLKP1} + 10	-	ns
SCK $\downarrow \rightarrow$ SOT delay time	t _{SLOVE}	SCKn , SOTn	External	-	2t _{CLKP1} + 45	-	2t _{CLKP1} + 55	ns
$SIN \to SCK \uparrow setup time$	t _{IVSHE}	SCKn , SINn	shift clock mode	t _{CLKP1} /2 + 10	-	t _{CLKP1} /2 + 10	-	ns
SCK $\uparrow \rightarrow$ SIN hold time	t _{SHIXE}	SCKn , SINn		t _{CLKP1} + 10	-	t _{CLKP1} + 10	-	ns
SCK fall time	t⊨	SCKn	ļ	-	20	-	20	ns
SCK rise time	t _R	SCKn		-	20	-	20	ns

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to 5.5V, $V_{SS} = AV_{SS} = DV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+105^{\circ}C$, $C_L=50pF$)

Notes:

- AC characteristic in CLK synchronized mode.
- C_L is the load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "MB96600 series HARDWARE MANUAL".
- t_{CLKP1} indicates the peripheral clock 1 (CLKP1), Unit: ns
- These characteristics only guarantee the same relocate port number.

For example, the combination of SCKn and SOTn_R is not guaranteed.

*: Parameter N depends on $t_{\mbox{\scriptsize SCYC}}$ and can be calculated as follows:

• If $t_{SCYC} = 2 \times k \times t_{CLKP1}$, then N = k, where k is an integer > 2

• If $t_{SCYC} = (2 \times k + 1) \times t_{CLKP1}$, then N = k + 1, where k is an integer > 1

Examples:

tscyc	Ν
$4 \times t_{CLKP1}$	2
$5 \times t_{CLKP1}, 6 \times t_{CLKP1}$	3
$7 \times t_{\text{CLKP1}}, 8 \times t_{\text{CLKP1}}$	4











14.4.9 External Input Timing

	out mining	$(V_{CC} = AV_{CC})$	$= DV_{CC} = 2.7V$ to 5.8	5V, V _{SS} = AV	/ _{SS} = DV _S	_{SS} = 0V, T _A = - 40°C to + 105°C
Parameter	Symbol	Pin name	Value)	Unit	Remarks
Faranieler	Symbol	Fininanie	Min	Max	Unit	Reillarks
		Pnn_m				General Purpose I/O
		ADTG	2t _{CLKP1} +200			A/D Converter trigger input
	t _{INH} ,	TINn, TINn_R	(t _{CLKP1} =	-	ns	Reload Timer
Input pulse width	t _{INL}	TTGn	1/f _{CLKP1})*			PPG trigger input
		INn, INn_R				Input Capture
		INTn, INTn_R	200		nc	External Interrupt
		NMI	200	-	ns	Non-Maskable Interrupt

*: t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time except stop when in stop mode.





14.4.10 ²C Timing

Devementer		$= Av_{CC} = Dv_{CC} = 2.7$, -	Typical mode		High-speed mode*4		
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit	
SCL clock frequency	f _{SCL}		0	100	0	400	kHz	
(Repeated) START condition hold time $SDA \downarrow \rightarrow SCL \downarrow$	t _{HDSTA}		4.0	-	0.6	-	μs	
SCL clock "L" width	t _{LOW}		4.7	-	1.3	-	μS	
SCL clock "H" width	t _{HIGH}		4.0	-	0.6	-	μS	
(Repeated) START condition setup time SCL $\uparrow \rightarrow$ SDA \downarrow	t _{susta}	C _L = 50pF, R = (Vp/I _{OL})* ¹	4.7	-	0.6	-	μs	
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	t _{HDDAT}		0	3.45* ²	0	0.9* ³	μS	
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	t _{SUDAT}		250	-	100	-	ns	
STOP condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	t _{susto}		4.0	-	0.6	-	μS	
Bus free time between "STOP condition" and "START condition"	t _{BUS}		4.7	-	1.3	-	μS	
Pulse width of spikes which will be suppressed by input noise filter	t _{SP}	-	0	(1-1.5) × t _{СLКР1} * ⁵	0	(1-1.5) × t _{CLКР1} * ⁵	ns	

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

^{*1}: R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.

 *2 : The maximum t_{HDDAT} only has to be met if the device does not extend the "L" width (t_{LOW}) of the SCL signal.

*3: A high-speed mode I²C bus device can be used on a standard mode I²C bus system as long as the device satisfies the requirement of "t_{SUDAT} ≥ 250ns".

^{*4}: For use at over 100kHz, set the peripheral clock1 (CLKP1) to at least 6MHz.

^{*5}: t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time.





14.5 A/D Converter

14.5.1 Electrical Characteristics for the A/D Converter

		L		Value			
Parameter	Symbol	Pin name	name Min Typ Max			Unit	Remarks
Resolution	-	-	-	-	10	bit	
Total error	-	-	- 3.0	-	+ 3.0	LSB	
Nonlinearity error	-	-	- 2.5	-	+ 2.5	LSB	
Differential Nonlinearity error	-	-	- 1.9	-	+ 1.9	LSB	
Zero transition voltage	V _{OT}	ANn	Тур - 20	AV _{SS} + 0.5LSB	Тур + 20	mV	
Full scale transition voltage	V _{FST}	ANn	Тур - 20	AVRH - 1.5LSB	Тур + 20	mV	
Compare time [*]	-	-	1.0	-	5.0	μS	$4.5V \le AV_{CC} \le 5.5V$
Compare ume	-	-	2.2	-	8.0	μS	$2.7V \le AV_{CC} < 4.5V$
Sampling time [*]	-		0.5	-	-	μS	$4.5V \le AV_{CC} \le 5.5V$
Sampling time	-	-	1.2	-	-	μS	$2.7V \leq AV_{CC} < 4.5V$
Davida averalia	I _A		-	2.0	3.1	mA	A/D Converter active
Power supply current	I _{AH}	AV _{CC}	-	-	3.3	μΑ	A/D Converter not operated
Reference power supply current	I _R	AVRH	-	520	810	μΑ	A/D Converter active
(between AVRH and AV_{SS})	I _{RH}		-	-	1.0	μΑ	A/D Converter not operated
Analog input	CVIN	AN8, 9, 12, 13	-	-	15.5	pF	Normal outputs
capacity	OVIN	AN16 to 23	-	-	17.4	pF	High current outputs
Analog impedance	R _{VIN}	ANn	-	-	1450	Ω	$4.5V \le AV_{CC} \le 5.5V$
Analog impedance	NVIN		-	-	2700	Ω	$2.7 V \leq AV_{CC} < 4.5 V$
Analog port input current (during	1	AN8, 9, 12, 13	- 1.0	-	+ 1.0	μA	AV _{SS} < V _{AIN} <
conversion)	I _{AIN}	AN16 to 23	- 3.0	-	+ 3.0	μA	AV _{CC} , AVRH
Analog input voltage	V _{AIN}	ANn	AV _{SS}	-	AVRH	V	
Reference voltage range	-	AVRH	AV _{CC} - 0.1	-	AV _{CC}	V	
Variation between channels	-	ANn	-	-	4.0	LSB	

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

*: Time for each channel.



14.5.2 Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time (Tsamp) depends on the external driving impedance R_{ext} , the board capacitance of the A/D converter input pin C_{ext} and the AV_{CC} voltage level. The following replacement model can be used for the calculation:



Rext: External driving impedance

Cext: Capacitance of PCB at A/D converter input

C_{VIN}: Analog input capacity (I/O, analog switch and ADC are contained)

R_{VIN}: Analog input impedance (I/O, analog switch and ADC are contained)

The following approximation formula for the replacement model above can be used: Tsamp = 7.62 × (Rext × Cext + (Rext + R_{VIN}) × C_{VIN})

- Do not select a sampling time below the absolute minimum permitted value. ($0.5\mu s$ for $4.5V \le AV_{CC} \le 5.5V$, $1.2\mu s$ for $2.7V \le AV_{CC} < 4.5V$)
- If the sampling time cannot be sufficient, connect a capacitor of about $0.1 \mu F$ to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current IIL (static current before the sampling switch) or the analog input leakage current IAIN (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current IIL cannot be compensated by an external capacitor.
- The accuracy gets worse as |AVRH AV_{SS}| becomes smaller.



14.5.3 Definition of A/D Converter Terms

- Resolution : Analog variation that is recognized by an A/D converter.
- Nonlinearity error transition point
 Deviation of the actual conversion characteristics from a straight line that connects the zero (0b000000000 ←→ 0b000000001) to the full-scale transition point (0b1111111110 ←→ 0b111111111).
- Differential nonlinearity error : Deviation from the ideal value of the input voltage that is required to change the output code by 1LSB.
- Total error : Difference between the actual value and the theoretical value. The total error includes zero transition error, full-scale transition error and nonlinearity error.
- Zero transition voltage : Input voltage which results in the minimum conversion value.
- · Full scale transition voltage: Input voltage which results in the maximum conversion value.









14.6 High Current Output Slew Rate

			(100 11			,	00	00 - , , ,
Parameter	Symbol	Pin	Pin Conditions		Value			Remarks
		name	Conditions	Min	Тур	Max	Unit	Remarks
Output rise/fall time	t _{R30} , t _{F30}	P08_m	Outputs driving strength set to "30mA"	15	-	75	ns	C _L =85pF

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to 5.5V, $V_{SS} = AV_{SS} = DV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+105^{\circ}C$)







14.7 Low Voltage Detection Function Characteristics

Parameter	Symbol	Conditions		Value		Unit
Faranieter	Symbol	Conditions	Min	Тур	Max	Unit
	V _{DL0}	$CILCR:LVL = 0000_B$	2.70	2.90	3.10	V
	V _{DL1}	$CILCR:LVL = 0001_B$	2.79	3.00	3.21	V
	V _{DL2}	$CILCR:LVL = 0010_B$	2.98	3.20	3.42	V
Detected voltage ^{*1}	V _{DL3}	$CILCR:LVL = 0011_B$	3.26	3.50	3.74	V
	V _{DL4}	$CILCR:LVL = 0100_B$	3.45	3.70	3.95	V
	V _{DL5}	CILCR:LVL = 0111 _B	3.73	4.00	4.27	V
	V _{DL6}	CILCR:LVL = 1001 _B	3.91	4.20	4.49	V
Power supply voltage change rate ^{*2}	dV/dt	-	- 0.004	-	+ 0.004	V/µs
L hustone sis width		CILCR:LVHYS=0	-	-	50	mV
Hysteresis width	V _{HYS}	CILCR:LVHYS=1	80	100	120	mV
Stabilization time	T _{LVDSTAB}	-	-	-	75	μs
Detection delay time	t _d	-	-	-	30	μS

^{*1}: If the power supply voltage fluctuates within the time less than the detection delay time (t_d), there is a possibility that the low voltage detection will occur or stop after the power supply voltage passes the detection range.

*2: In order to perform the low voltage detection at the detection voltage (V_{DLX}), be sure to suppress fluctuation of the power supply voltage within the limits of the change ration of power supply voltage.











.....

....

14.8 Flash Memory Write/Erase Characteristics

		$(V_{CC} = AV_{CC} = D)$	$V_{\rm CC} = 2.7$	V to 5.5	$V, V_{SS} = A^{\prime}$	$V_{SS} = DV_{SS}$	$_{S} = 0V, T_{A} = -40^{\circ}C \text{ to } + 105^{\circ}C)$
Parameter		Conditions		Value	÷	Unit	Remarks
		Conditions	Min	Тур	Max	Onit	Reillarks
Sector erase time	Large Sector	-	-	1.6	7.5	S	Includes write time prior to
	Small Sector	-	-	0.4	2.1	S	internal erase.
	Security Sector	-	-	0.31	1.65	S	internal erase.
Word (16-bit) write time		-	-	25	400	μS	Not including system-level overhead time.
Chip erase time		-	-	5.11	25.05	s	Includes write time prior to internal erase.

-...

...

- . .

- · · -

Note:

While the Flash memory is written or erased, shutdown of the external power (V_{CC}) is prohibited. In the application system where the external power (V_{CC}) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.

To put it concrete, change the external power in the range of change ration of power supply voltage (-0.004V/ μ s to +0.004V/ μ s) after the external power falls below the detection voltage (V_{DLX})⁻¹.

Write/Erase cycles and data hold time

Write/Erase cycles (cycle)	Data hold time (year)
1,000	20 *2
10,000	10 *2
100,000	5 ^{*2}

^{*1}: See "Low Voltage Detection Function Characteristics".

^{*2}: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).



15. Example Characteristics

This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.

■MB96F675







■MB96F675







■Used setting

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz
M R	PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)
Timer mode	PLL	CLKMC = 4MHz, CLKPLL = 32MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	Main osc.	CLKMC = 4MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	RC clock fast	CLKMC = 2MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	RC clock slow	CLKMC = 100kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode
	Sub osc.	CLKMC = 32 kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode
Stop mode	stopped	(All clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode



16. Ordering Information

MCU with CAN controller

Part number	Flash memory	Package*
MB96F673RBPMC-GSE1		64-pin plastic LQFP
MB96F673RBPMC-GSE2	Flash A	(FPT-64P-M23)
MB96F673RBPMC1-GSE1	(96.5KB)	64-pin plastic LQFP
MB96F673RBPMC1-GSE2		(FPT-64P-M24)
MB96F675RBPMC-GSE1		64-pin plastic LQFP
MB96F675RBPMC-GSE2	Flash A	(FPT-64P-M23)
MB96F675RBPMC1-GSE1	(160.5KB)	64-pin plastic LQFP
MB96F675RBPMC1-GSE2		(FPT-64P-M24)

*: For details about package, see "■PACKAGE DIMENSION".

MCU without CAN controller

Part number	Flash memory	Package*	
MB96F673ABPMC-GSE1		64-pin plastic LQFP	
MB96F673ABPMC-GSE2	Flash A	(FPT-64P-M23)	
MB96F673ABPMC1-GSE1	(96.5KB)	64-pin plastic LQFP	
MB96F673ABPMC1-GSE2		(FPT-64P-M24)	
MB96F675ABPMC-GSE1		64-pin plastic LQFP	
MB96F675ABPMC-GSE2	Flash A	(FPT-64P-M23)	
MB96F675ABPMC1-GSE1	(160.5KB)	64-pin plastic LQFP	
MB96F675ABPMC1-GSE2		(FPT-64P-M24)	

*: For details about package, see "
PACKAGE DIMENSION".



17. Package Dimension















18. Major Changes

Spansion Publication Number: MB96670_DS704-00001

Page	Section	Change Results
Revision 2	2.0	
4	FEATURES	Changed the description of "LCD Controller" On-chip drivers for internal divider resistors or external divider resistors → Internal divider resistors or external divider resistors Changed the description of "External Interrupts" Interrupt mask and pending bit per channel → Interrupt mask bit per channel
9	PIN DESCRIPTION	Deleted Pin name WOT
27 to 30	HANDLING PRECAUTIONS	Added a section
33	HANDLING DEVICES	Changed the description in "11. SMC power supply pins" To avoid this, VCC must always be powered on before DVCC. → To avoid this, VCC must always be powered on before DVCC. DVcc/DVss must be applied when using SMC I/O pin as GPIO.
35	ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings	Changed the annotation *2 It is required that AVCC does not exceed VCC and that the voltage at the analog inputs does not exceed AVCC when the power is switched on. → It is required that AVCC does not exceed VCC, DVCC and that the voltage at the analog inputs does not exceed AVCC when the power is switched on.
39	3. DC Characteristics (1) Current Rating	Changed the Conditions for ICCSRCH CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz, \rightarrow CLKS1/2 = CLKP1/2 = CLKRC = 2MHz, Changed the Conditions for ICCSRCL CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz \rightarrow CLKS1/2 = CLKP1/2 = CLKRC = 100kHz Changed the Conditions for ICCTPLL PLL Timer mode with CLKP1 = 32MHz \rightarrow PLL Timer mode with CLKPLL = 32MHz Changed the Value of "Power supply current in Timer modes" ICCTPLL Typ: 2480µA \rightarrow 1800µA (TA = +25°C) Max: 2710µA \rightarrow 2245µA (TA = +25°C) Max: 3955µA \rightarrow 3140µA (TA = +105°C) Changed the Conditions for ICCTRCL RC Timer mode with CLKRC = 100kHz, SMCR:LPMSS = 0 (CLKPLL, CLKMC and CLKSC stopped) \rightarrow RC Timer mode with CLKRC = 100kHz (CLKPLL, CLKMC and CLKSC stopped)





Page	Section	Change Results
40	ELECTRICAL CHARACTERISTICS 3. DC Characteristics (1) Current Rating	Changed the annotation *2 Power supply for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current. → The current for "On Chip Debugger" part is not included. Added the description to annotation *2, *3 When Flash is not in Power-down / reset mode, I _{CCFLASHPD} must be added to the Power supply current.
52	4. AC Characteristics (10) I ² C timing	Added parameter, "Noise filter" and an annotation $*5$ for it Added t _{SP} to the figure
54	5. A/D Converter (2) Accuracy and Setting of the A/D Converter Sampling Time	Deleted the unit "[Min]" from approximation formula of Sampling time
57	6. High Current Output Slew Rate	Changed the condition $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, VD=1.8V\pm0.15V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$ \rightarrow $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$
60	8. Flash Memory Write/Erase Characteristics	Changed the condition $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, VD=1.8V\pm0.15V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 105^{\circ}\text{C})$ \rightarrow $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 105^{\circ}\text{C})$ Changed the Note While the Flash memory is written, shutdown of the external power (V _{CC}) is prohibited. In the application system where the external power (V _{CC}) might be shut down while writing, be sure to turn the power off by using an external voltage detector. \rightarrow While the Flash memory is written or erased, shutdown of the external power (V _{CC}) is prohibited. In the application system where the external power (V _{CC}) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.
Revision		
-	-	Company name and layout design change

NOTE: Please see "Document History" about later revised information.



Document History

Document Title: MB96670 Series F²MC-16FX 16-Bit Microcontroller

Document Number: 002-04703

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	TORS	01/31/2014	Migrated to Cypress and assigned document number 002-04703. No change to document contents or format.
*A	5135634	TORS	02/18/2016	Updated to Cypress format.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless
Spansion Products	cypress.com/spansionproducts

PSoC® Solutions psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

Cypress, the Cypress logo, Spansion[®], the Spansion logo, MirrorBit[®], MirrorBit[®] EclipseTM, ORNANDTM, Easy DesignSimTM, TraveoTM and combinations thereof, are trademarks and registered trademarks of Cypress Semiconductor Corp. ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

© Cypress Semiconductor Corporation, 2014-2016. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.