



# F<sup>2</sup>MC-16FX 16-Bit Microcontroller

MB96620 series is based on Cypress advanced  $F^2MC-16FX$  architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established  $F^2MC-16LX$  family thus allowing for easy migration of  $F^2MC-16LX$  Software to the new  $F^2MC-16FX$  products.

F<sup>2</sup>MC-16FX product improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For high processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 32MHz operation frequency from an external 4MHz to 8MHz resonator. The result is a minimum instruction cycle time of 31.2ns going together with excellent EMI behavior. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows selecting suitable operation frequencies for peripheral resources independent of the CPU speed.

## **Features**

■Technology

0.18µm CMOS

#### **■**CPU

- □ F<sup>2</sup>MC-16FX CPU
- ☐ Optimized instruction set for controller applications (bit, byte, word and long-word data types, 23 different addressing modes, barrel shift, variety of pointers)
- □ 8-byte instruction queue
- □ Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) instructions available

#### ■System clock

- ☐ On-chip PLL clock multiplier (×1 to ×8, ×1 when PLL stop)
- □ 4MHz to 8MHz crystal oscillator (maximum frequency when using ceramic resonator depends on Q-factor)
- □ Up to 8MHz external clock for devices with fast clock input feature
- □ 32.768kHz subsystem quartz clock
- □ 100kHz/2MHz internal RC clock for quick and safe startup, clock stop detection function, watchdog
- □ Clock source selectable from mainclock oscillator, subclock oscillator and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals
- ☐ The subclock oscillator is enabled by the Boot ROM program controlled by a configuration marker after a Power or External reset
- □ Low Power Consumption 13 operating modes (different Run, Sleep, Timer, Stop modes)
- ■On-chip voltage regulator

Internal voltage regulator supports a wide MCU supply voltage range (Min=2.7V), offering low power consumption

■Low voltage detection function

Reset is generated when supply voltage falls below programmable reference voltage

■Code Security

Protects Flash Memory content from unintended read-out

## ■ DMA

Automatic transfer function independent of CPU, can be assigned freely to resources

## ■Interrupts

- □ Fast Interrupt processing
- □ 8 programmable priority levels
- □ Non-Maskable Interrupt (NMI)

#### ■CAN

- ☐ Supports CAN protocol version 2.0 part A and B
- □ ISO16845 certified
- □ Bit rates up to 1Mbps
- □ 32 message objects
- □ Each message object has its own identifier mask
- □ Programmable FIFO mode (concatenation of message objects)
- □ Maskable interrupt
- ☐ Disabled Automatic Retransmission mode for Time Triggered CAN applications
- □ Programmable loop-back mode for self-test operation

#### **■**USART

- □ Full duplex USARTs (SCI/LIN)
- □ Wide range of baud rate settings using a dedicated reload timer
- □ Special synchronous options for adapting to different synchronous serial protocols
- □ LIN functionality working either as master or slave LIN device
- ☐ Extended support for LIN-Protocol to reduce interrupt load

#### ■1<sup>2</sup>C

- □ Up to 400kbps
- ☐ Master and Slave functionality, 7-bit and 10-bit addressing

**Cypress Semiconductor Corporation**Document Number: 002-04712 Rev.\*A



#### ■A/D converter

- □ SAR-type
- □ 8/10-bit resolution
- □ Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger, reload timers and PPGs
- □ Range Comparator Function

#### ■Source Clock Timers

Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)

#### ■ Hardware Watchdog Timer

- □ Hardware watchdog timer is active after reset
- □ Window function of Watchdog Timer is used to select the lower window limit of the watchdog interval

#### ■Reload Timers

- □ 16-bit wide
- □ Prescaler with 1/2<sup>1</sup>, 1/2<sup>2</sup>, 1/2<sup>3</sup>, 1/2<sup>4</sup>, 1/2<sup>5</sup>, 1/2<sup>6</sup> of peripheral clock frequency
- □ Event count function

#### ■Free-Running Timers

- □ Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4)
- □ Prescaler with 1, 1/2<sup>1</sup>, 1/2<sup>2</sup>, 1/2<sup>3</sup>, 1/2<sup>4</sup>, 1/2<sup>5</sup>, 1/2<sup>6</sup>, 1/2<sup>7</sup>, 1/2<sup>8</sup> of peripheral clock frequency

### ■Input Capture Units

- □ 16-bit wide
- □ Signals an interrupt upon external event
- □ Rising edge, Falling edge or Both (rising & falling) edges sensitive

## ■Output Compare Units

- □ 16-bit wide
- □ Signals an interrupt when a match with Free-running Timer occurs
- ☐ A pair of compare registers can be used to generate an output signal

#### ■Programmable Pulse Generator

- □ 16-bit down counter, cycle and duty setting registers
- ☐ Can be used as 2 x 8-bit PPG
- □ Interrupt at trigger, counter borrow and/or duty match
- □ PWM operation and one-shot operation
- □ Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock or of selected Reload timer underflow as clock input
- ☐ Can be triggered by software or reload timer
- ☐ Can trigger ADC conversion
- ☐ Timing point capture

#### ■ Quadrature Position/Revolution Counter (QPRC)

- □ Up/down count mode, Phase difference count mode, Count mode with direction
- □ 16-bit position counter
- □ 16-bit revolution counter
- ☐ Two 16-bit compare registers with interrupt
- □ Detection edge of the three external event input pins AIN, BIN and ZIN is configurable

#### ■ Real Time Clock

- □ Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
- □ Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- □ Read/write accessible second/minute/hour registers
- □ Can signal interrupts every half second/second/minute/hour/day
- □ Internal clock divider and prescaler provide exact 1s clock

#### ■External Interrupts

- □ Edge or Level sensitive
- □ Interrupt mask bit per channel
- □ Each available CAN channel RX has an external interrupt for wake-up
- □ Selected USART channels SIN have an external interrupt for wake-up

#### ■Non Maskable Interrupt

- □ Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
- □ Once enabled, can not be disabled other than by reset
- ☐ High or Low level sensitive
- ☐ Pin shared with external interrupt 0

#### ■I/O Ports

- ☐ Most of the external pins can be used as general purpose I/O
- ☐ All push-pull outputs (except when used as I<sup>2</sup>C SDA/SCL line)
- ☐ Bit-wise programmable as input/output or peripheral signal
- ☐ Bit-wise programmable input enable
- ☐ One input level per GPIO-pin (either Automotive or CMOS hysteresis)
- ☐ Bit-wise programmable pull-up resistor

#### ■Built-in On Chip Debugger (OCD)

- □ One-wire debug tool interface
- □ Break function:
  - Hardware break: 6 points (shared with code event)
  - · Software break: 4096 points

## □ Event function

- Code event: 6 points (shared with hardware break)
- Data event: 6 points
- Event sequencer: 2 levels + reset
- □ Execution time measurement function
- ☐ Trace function: 42 branches
- □ Security function

#### ■Flash Memory

- □ Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
- □ Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
- □ Supports automatic programming, Embedded Algorithm
- □ Write/Erase/Erase-Suspend/Resume commands
- ☐ A flag indicating completion of the automatic algorithm
- ☐ Erase can be performed on each sector individually ☐ Sector protection
- ☐ Flash Security feature to protect the content of the Flash
- □ Low voltage detection during Flash erase or write



## **Contents**

	Product Lineup	
	Block Diagram	
	Pin Assignment	
	Pin Description	
5. Pi	Pin Circuit Type	10
6. 1/0	O Circuit Type	12
7. M	Memory Map	17
8. R	RAMSTART Addresses	18
9. U	Jser ROM Memory Map For Flash Devices	19
10. Se	Serial Programming Communication Interface	20
	nterrupt Vector Table	
12. H	landling Precautions	25
12.1	Precautions for Product Design	25
12.2	Precautions for Package Mounting	26
12.3		
13. Ha	landling Devices	
13.1	Latch-up prevention	28
13.2	Unused pins handling	28
13.3		
	.1 Single phase external clock for Main oscillator	
	.2 Single phase external clock for Sub oscillator	
13.3.3	.3 Opposite phase external clock	
13.4	Notes on PLL clock mode operation	29
13.5	Power supply pins (V <sub>cc</sub> /V <sub>ss</sub> )	
13.6	Crystal oscillator and ceramic resonator circuit	
13.7		
13.8	Pin handling when not using the A/D converter	
13.9	Notes on Power-on	30
13.10		
13.11		
13.12	2 Mode Pin (MD)	30
14. EI	lectrical Characteristics	
14.1	Absolute Maximum Ratings	
14.2	Recommended Operating Conditions	33
14.3		
	.1 Current Rating	
14.3.2	.2 Pin Characteristics	38
	AC Characteristics	
	.1 Main Clock Input Characteristics	
	.2 Sub Clock Input Characteristics	
	.3 Built-in RC Oscillation Characteristics	
	.4 Internal Clock Timing	
	.5 Operating Conditions of PLL	
	.6 Reset Input	
	.7 Power-on Reset Timing	
14.4.8	.8 USART Timing	45



14.4.9 External Input Timing	47
14.4.10 I <sup>2</sup> C Timing	48
14.5 A/D Converter	49
14.5.1 Electrical Characteristics for the A/D Converter	49
14.5.2 Accuracy and Setting of the A/D Converter Sampling Time	50
14.5.3 Definition of A/D Converter Terms	51
14.6 Low Voltage Detection Function Characteristics	53
14.7 Flash Memory Write/Erase Characteristics	
15. Example Characteristics	56
16. Ordering Information	
17. Package Dimension	
18. Major Changes	
Document History	



# 1. Product Lineup

	Features		MB96620	Remark
Product Type		Flash Memory Product		
Subclock		Subclock can be set by software		
Dual Opera	ation Flash Memory	RAM	-	
32.5KB + 3		4KB	MB96F622R, MB96F622A	Product Options
64.5KB + 3	2KB	10KB	MB96F623R, MB96F623A	R: MCU with CAN
128.5KB +		10KB	MB96F625R, MB96F625A	A: MCU without CAN
Package			LQFP-64 FPT-64P-M23/M24	
DMA			2ch	
USART			3ch	LIN-USART 2/7/8
	with automatic LIN-He transmission/reception		Yes (only 1ch)	LIN-USART 2
	with 16 byte RX- and TX-FIFO		No	
I <sup>2</sup> C			1ch	l <sup>2</sup> C 0
8/10-bit A/E	Converter Converter		21ch	AN 0 to 14/24/25/28 to 31
	with Data Buffer		No	
	with Range Comparate	or	Yes	
	with Scan Disable		No	
	with ADC Pulse Detec	tion	No	
16-bit Reloa	ad Timer (RLT)		3ch	RLT 1/3/6
16-bit Free-Running Timer (FRT)		4ch	FRT 0 to 3 FRT 2/3 does not have external clock input pin	
16-bit Input	t Capture Unit (ICU)		8ch (2 channels for LIN-USART)	ICU 0/1/4 to 7/9/10 (ICU 9/10 for LIN-USART)
	ut Compare Unit (OCU)		6ch	OCU 0/1/4 to 7
8/16-bit Pro	ogrammable Pulse Gene	erator (PPG)	8ch (16-bit) / 16ch (8-bit)	PPG 0/1/3/4/6/7/12/14
	with Timing point capt	ure	Yes	
	with Start delay		No	
	with Ramp		No	
Quadrature Position/Revolution Counter (QPRC)		2ch	QPRC 0/1	
CAN Interfa	ace		1ch	CAN 2 32 Message Buffers
External Interrupts (INT)		13ch	INT 0/2/3/4/7 to 15	
Non-Maskable Interrupt (NMI)		1ch		
Real Time Clock (RTC)		1ch		
I/O Ports		50 (Dual clock mode) 52 (Single clock mode)		
Clock Calibration Unit (CAL)		1ch		
Clock Output Function		2ch		
Low Voltage Detection Function		Yes	Low voltage detection function can be disabled by software	
Hardware V	Natchdog Timer		Yes	
On-chip RC			Yes	
On-chip Debugger		Yes		


## Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package.

It is necessary to use the port relocate function of the general I/O port according to your function use.




## 2. Block Diagram





## 3. Pin Assignment



(FPT-64P-M23/M24)

Other than those above, general-purpose pins have only Automotive input level.

<sup>\*1:</sup> CMOS input level only

<sup>\*2:</sup> CMOS input level only for I<sup>2</sup>C

<sup>\*3:</sup> Please set ROM Configuration Block (RCB) to use the subclock.



# 4. Pin Description

Pin name	Feature	Description
ADTG_R	ADC	Relocated A/D converter trigger input pin
AlNn	QPRC	Quadrature Position/Revolution Counter Unit n input pin
ANn	ADC	A/D converter channel n input pin
AVcc	Supply	Analog circuits power supply pin
AVRH	ADC	A/D converter high reference voltage input pin
AVss	Supply	Analog circuits power supply pin
BINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin
CKOTn	Clock Output function	Clock Output function n output pin
CKOTn_R	Clock Output function	Relocated Clock Output function n output pin
CKOTXn	Clock Output function	Clock Output function n inverted output pin
DEBUG I/F	OCD	On Chip Debugger input/output pin
FRCKn	Free-Running Timer	Free-Running Timer n input pin
INn	ICU	Input Capture Unit n input pin
INTn	External Interrupt	External Interrupt n input pin
INTn_R	External Interrupt	Relocated External Interrupt n input pin
INTn_R1	External Interrupt	Relocated External Interrupt n input pin
MD	Core	Input pin for specifying the operating mode
NMI_R	External Interrupt	Relocated Non-Maskable Interrupt input pin
OUTn	OCU	Output Compare Unit n waveform output pin
OUTn_R	OCU	Relocated Output Compare Unit n waveform output pin
Pnn_m	GPIO	General purpose I/O pin
PPGn	PPG	Programmable Pulse Generator n output pin (16bit/8bit)
PPGn_B	PPG	Programmable Pulse Generator n output pin (16bit/8bit)
RSTX	Core	Reset input pin
RXn	CAN	CAN interface n RX input pin
SCKn	USART	USART n serial clock input/output pin
SCKn_R	USART	Relocated USART n serial clock input/output pin
SCLn	I <sup>2</sup> C	I <sup>2</sup> C interface n clock I/O input/output pin
SDAn	I <sup>2</sup> C	I <sup>2</sup> C interface n serial data I/O input/output pin
SINn	USART	USART n serial data input pin
SINn_R	USART	Relocated USART n serial data input pin
SOTn	USART	USART n serial data output pin
SOTn_R	USART	Relocated USART n serial data output pin
TINn	Reload Timer	Reload Timer n event input pin
TOTn	Reload Timer	Reload Timer n output pin
TTGn	PPG	Programmable Pulse Generator n trigger input pin
TXn	CAN	CAN interface n TX output pin
Vcc	Supply	Power supply pin
Vss	Supply	Power supply pin



Pin name	Feature	Description
WOT	RTC	Real Time clock output pin
X0	Clock	Oscillator input pin
X0A	Clock	Subclock Oscillator input pin
X1	Clock	Oscillator output pin
X1A	Clock	Subclock Oscillator output pin
ZINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin



# 5. Pin Circuit Type

Pin no.	I/O circuit type*	Pin name
1	Supply	AVss
2	G	AVRH
3	К	P06_2 / AN2
4	К	P06_3 / AN3 / PPG3
5	K	P06_4 / AN4 / PPG4
6	К	P06_5 / AN5
7	K	P06_6 / AN6 / PPG6
8	K	P06_7 / AN7 / PPG7
9	I	P05_0 / AN8 / SIN2 / INT3_R1
10	К	P05_1 / AN9 / SOT2
11	I	P05_2 / AN10 / SCK2
12	К	P05_3 / AN11 / TIN3 / WOT
13	К	P05_4 / AN12 / TOT3 / INT2_R
14	К	P05_5 / AN13 / INT0_R / NMI_R
15	К	P05_6 / AN14 / INT4_R
16	Н	P04_2 / IN6 / INT9_R / TTG6 / TTG14
17	Н	P04_3 / IN7 / TTG7 / TTG15
18	Supply	Vss
19	В	P04_0 / X0A
20	В	P04_1 / X1A
21	С	MD
22	Н	P17_0
23	0	DEBUG I/F
24	М	P00_0 / INT8 / SCK7_R / PPG0_B
25	Н	P00_1 / INT9 / SOT7_R / PPG1_B
26	М	P00_2 / INT10 / SIN7_R
27	М	P00_3 / INT11 / SCK8_R / PPG3_B
28	Н	P00_4 / INT12 / SOT8_R / PPG12_B
29	М	P00_5 / INT13 / SIN8_R / PPG14_B
30	Н	P00_6 / INT14
31	Н	P00_7 / INT15
32	Н	P01_0 / TIN1 / CKOT1 / OUT0_R




Pin no.	I/O circuit type*	Pin name
33	N	P04_5 / SCL0
34	0	DEBUG I/F
35	Н	P17_0
36	С	MD
37	A	X0
38	Α	X1
39	Supply	Vss
40	В	P04_0 / X0A
41	В	P04_1 / X1A
42	С	RSTX
43	J	P11_7 / SEG3 / IN0_R
44	J	P11_0 / COM0
45	J	P11_1 / COM1 / PPG0_R
46	J	P11_2 / COM2 / PPG1_R
47	J	P11_3 / COM3 / PPG2_R
48	J	P12_0 / SEG4 / IN1_R
49	J	P12_1 / SEG5 / TIN1_R / PPG0_B
50	J	P12_2 / SEG6 / TOT1_R / PPG1_B
51	J	P12_4 / SEG8
52	J	P12_5 / SEG9 / TIN2_R / PPG2_B
53	J	P12_6 / SEG10 / TOT2_R / PPG3_B
54	J	P12_7 / SEG11 / INT1_R
55	J	P01_1 / SEG21 / CKOT1
56	J	P01_3 / SEG23
57	L	P03_0 / SEG36 / V0
58	L	P03_1 / SEG37 / V1
59	L	P03_2 / SEG38 / V2
60	L	P03_3 / SEG39 / V3
61	М	P03_4 / RX0 / INT4
62	Н	P03_5 / TX0
63	Н	P03_6 / INT0 / NMI
64	Supply	Vcc


<sup>\*:</sup> See "I/O Circuit Type" for details on the I/O circuit types.



## 6. I/O Circuit Type









Туре	Circuit	Remarks
F	P-ch N-ch	Power supply input protection circuit
G	P-ch N-ch	A/D converter ref+ (AVRH) power supply input pin with protection circuit     Without protection circuit against V <sub>CC</sub> for pins AVRH
Н	P-ch P-ch Pout  N-ch Nout  Automotive input for input shutdown	CMOS level output (I <sub>OL</sub> = 4mA, I <sub>OH</sub> = -4mA) Automotive input with input shutdown function Programmable pull-up resistor
I	Pull-up control P-ch P-ch Nout N-ch Nout Hysteresis input for input shutdown Analog input	CMOS level output (I <sub>OL</sub> = 4mA, I <sub>OH</sub> = -4mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor Analog input



Туре	Circuit	Remarks
K	Pull-up control	CMOS level output     (I <sub>OL</sub> = 4mA, I <sub>OH</sub> = -4mA)     Automotive input with input
	P-ch P-ch Pout	shutdown function • Programmable pull-up resistor • Analog input
	N-ch Nout	
	Standby control Automotive input for input shutdown	
	Analog input	
M	Pull-up control	CMOS level output (I <sub>OL</sub> = 4mA, I <sub>OH</sub> = -4mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor
	P-ch P-ch Pout  N-ch Nout  Hysteresis input	
	Standby control VVV To	
N	P-ch P-ch Pout	<ul> <li>CMOS level output         (I<sub>OL</sub> = 3mA, I<sub>OH</sub> = -3mA)</li> <li>CMOS hysteresis input with input shutdown function</li> <li>Programmable pull-up resistor</li> <li>*: N-channel transistor has slew rate control according to I<sup>2</sup>C</li> </ul>
	N-ch Nout*  Hysteresis input	spec, irrespective of usage.
	Standby control for input shutdown	



Туре	Circuit	Remarks
0	Standby control for input shutdown	Open-drain I/O Output 25mA, Vcc = 2.7V TTL input



# 7. Memory Map

FF:FFFF <sub>H</sub> DE:0000 <sub>H</sub>	USER ROM*1
DD:FFFF <sub>H</sub>	Reserved
0F:C000 <sub>H</sub>	Boot-ROM
0E:9000 <sub>H</sub>	Peripheral
01:0000 <sub>H</sub>	Reserved
00:8000 <sub>H</sub>	ROM/RAM MIRROR
RAMSTART0*2	Internal RAM bank0
00:0С00 <sub>Н</sub>	Reserved
00:0380 <sub>Н</sub>	Peripheral
00:0180 <sub>H</sub>	GPR*3
00:0100 <sub>H</sub>	DMA
00:00F0 <sub>H</sub>	Reserved
00:0000 <sub>H</sub>	Peripheral

<sup>\*1:</sup> For details about USER ROM area, see "USER ROM MEMORY MAP FOR FLASH DEVICES" on the following pages.

GPR: General-Purpose Register

The DMA area is only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.

<sup>\*2:</sup> For RAMSTART addresses, see the table on the next page.

<sup>\*3:</sup> Unused GPR banks can be used as RAM area.



## 8. RAMSTART Addresses

Devices	Bank 0 RAM size	RAMSTART0
MB96F622	4KB	00:7200 <sub>H</sub>
MB96F623 MB96F625	10KB	00:5A00 <sub>H</sub>



# 9. User ROM Memory Map For Flash Devices

		MB96F622	MB96F623	MB96F625	
CPU mode address	Flash memory mode address	Flash size 32.5KB + 32KB	Flash size 64.5KB + 32KB	Flash size 128.5KB + 32KB	
FF:FFF <sub>H</sub> FF:8000 <sub>H</sub> FF:7FFF <sub>H</sub>	3F:FFFF <sub>H</sub> 3F:8000 <sub>H</sub> 3F:7FFF <sub>H</sub>	SA39 - 32KB	SA39 - 64KB	SA39 - 64KB	
FF:0000 <sub>H</sub>	3F:0000 <sub>H</sub> 3E:FFFF <sub>H</sub>				Bank A of Flash A
FE:0000 <sub>H</sub>	3Е:0000 <sub>н</sub>			SA38 - 64KB	
FD:FFFF <sub>H</sub>		Reserved	Reserved	Reserved	
DF:9FFF <sub>H</sub> DF:8000 <sub>H</sub>	1F:9FFF <sub>H</sub> 1F:8000 <sub>H</sub>	SA4 - 8KB	SA4 - 8KB	SA4 - 8KB	
DF:7FFF <sub>H</sub> DF:6000 <sub>H</sub>	1F:7FFF <sub>H</sub> 1F:6000 <sub>H</sub>	SA3 - 8KB	SA3 - 8KB	SA3 - 8KB	Death Def Flori
DF:5FFF <sub>H</sub> DF:4000 <sub>H</sub>	1F:5FFF <sub>H</sub> 1F:4000 <sub>H</sub>	SA2 - 8KB	SA2 - 8KB	SA2 - 8KB	Bank B of Flash A
DF:3FFF <sub>H</sub> DF:2000 <sub>H</sub>	1F:3FFF <sub>H</sub> 1F:2000 <sub>H</sub>	SA1 - 8KB	SA1 - 8KB	SA1 - 8KB	
DF:1FFF <sub>H</sub> DF:0000 <sub>H</sub>	1F:1FFF <sub>H</sub> 1F:0000 <sub>H</sub>	SAS - 512B*	SAS - 512B*	SAS - 512B*	Bank A of Flash A
DE:FFFF <sub>H</sub> DE:0000 <sub>H</sub>		Reserved	Reserved	Reserved	

<sup>\*:</sup> Physical address area of SAS-512B is from DF:0000 $_{\rm H}$  to DF:01FF $_{\rm H}$ . Others (from DF:0200 $_{\rm H}$  to DF:1FFF $_{\rm H}$ ) is mirror area of SAS-512B. Sector SAS contains the ROM configuration block RCBA at CPU address DF:0000 $_{\rm H}$  -DF:01FF $_{\rm H}$ . SAS can not be used for E $^2$ PROM emulation.



# 10. Serial Programming Communication Interface

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

	MB96620										
Pin Number	USART Number	Normal Function									
9		SIN2									
10	USART2	SOT2									
11		SCK2									
26		SIN7_R									
25	USART7	SOT7_R									
24		SCK7_R									
29		SIN8_R									
28	USART8	SOT8_R									
27		SCK8_R									



# 11. Interrupt Vector Table

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description		
0	3FC <sub>H</sub>	CALLV0	No	-	CALLV instruction		
1	3F8 <sub>H</sub>	CALLV1	No	-	CALLV instruction		
2	3F4 <sub>H</sub>	CALLV2	No	-	CALLV instruction		
3	3F0 <sub>H</sub>	CALLV3	No	-	CALLV instruction		
4	3EC <sub>H</sub>	CALLV4	No	-	CALLV instruction		
5	3E8 <sub>H</sub>	CALLV5	No	-	CALLV instruction		
6	3E4 <sub>H</sub>	CALLV6	No	-	CALLV instruction		
7	3E0 <sub>H</sub>	CALLV7	No	-	CALLV instruction		
8	3DC <sub>H</sub>	RESET	No	-	Reset vector		
9	3D8 <sub>H</sub>	INT9	No	-	INT9 instruction		
10	3D4 <sub>H</sub>	EXCEPTION	No	-	Undefined instruction execution		
11	3D0 <sub>H</sub>	NMI	No	-	Non-Maskable Interrupt		
12	3ССн	DLY	No	12	Delayed Interrupt		
13	3C8 <sub>H</sub>	RC_TIMER	No	13	RC Clock Timer		
14	3C4 <sub>H</sub>	MC_TIMER	No	14	Main Clock Timer		
15	3C0 <sub>H</sub>	SC_TIMER	No	15	Sub Clock Timer		
16	3ВСн	LVDI	No	16	Low Voltage Detector		
17	3B8 <sub>H</sub>	EXTINT0	Yes	17	External Interrupt 0		
18	3B4 <sub>H</sub>	-	-	18	Reserved		
19	3B0 <sub>H</sub>	EXTINT2	Yes	19	External Interrupt 2		
20	ЗАСн	EXTINT3	Yes	20	External Interrupt 3		
21	3A8 <sub>H</sub>	EXTINT4	Yes	21	External Interrupt 4		
22	3A4 <sub>H</sub>	-	-	22	Reserved		
23	3A0 <sub>H</sub>	-	-	23	Reserved		
24	39C <sub>H</sub>	EXTINT7	Yes	24	External Interrupt 7		
25	398н	EXTINT8	Yes	25	External Interrupt 8		
26	394 <sub>H</sub>	EXTINT9	Yes	26	External Interrupt 9		
27	390 <sub>H</sub>	EXTINT10	Yes	27	External Interrupt 10		
28	38C <sub>H</sub>	EXTINT11	Yes	28	External Interrupt 11		
29	388 <sub>H</sub>	EXTINT12	Yes	29	External Interrupt 12		
30	384 <sub>H</sub>	EXTINT13	Yes	30	External Interrupt 13		
31	380 <sub>H</sub>	EXTINT14	Yes	31	External Interrupt 14		
32	37C <sub>H</sub>	EXTINT15	Yes	32	External Interrupt 15		
33	378 <sub>H</sub>	-	-	33	Reserved		
34	374 <sub>H</sub>	-	-	34	Reserved		
35	370 <sub>H</sub>	CAN2	No	35	CAN Controller 2		
36	36C <sub>H</sub>	-	-	36	Reserved		
37	368 <sub>H</sub>	-	-	37	Reserved		
38	364 <sub>H</sub>	PPG0	Yes	38	Programmable Pulse Generator 0		
39	360 <sub>H</sub>	PPG1	Yes	39	Programmable Pulse Generator 1		



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
40	35C <sub>H</sub>	-	-	40	Reserved
41	358H	PPG3	Yes	41	Programmable Pulse Generator 3
42	354H	PPG4	Yes	42	Programmable Pulse Generator 4
43	350H	-	-	43	Reserved
44	34CH	PPG6	Yes	44	Programmable Pulse Generator 6
45	348H	PPG7	Yes	45	Programmable Pulse Generator 7
46	344H	-	-	46	Reserved
47	340H	-	-	47	Reserved
48	33CH	-	-	48	Reserved
49	338H	-	-	49	Reserved
50	334H	PPG12	Yes	50	Programmable Pulse Generator 12
51	330H	-	-	51	Reserved
52	32CH	PPG14	Yes	52	Programmable Pulse Generator 14
53	328H	-	-	53	Reserved
54	324H	-	-	54	Reserved
55	320H	-	-	55	Reserved
56	31CH	-	-	56	Reserved
57	318H	-	-	57	Reserved
58	314H	-	-	58	Reserved
59	310H	RLT1	Yes	59	Reload Timer 1
60	30CH	-	-	60	Reserved
61	308H	RLT3	Yes	61	Reload Timer 3
62	304H	-	-	62	Reserved
63	300H	-	-	63	Reserved
64	2FCH	RLT6	Yes	64	Reload Timer 6
65	2F8H	ICU0	Yes	65	Input Capture Unit 0
66	2F4H	ICU1	Yes	66	Input Capture Unit 1
67	2F0H	-	-	67	Reserved
68	2ECH	-	-	68	Reserved
69	2E8H	ICU4	Yes	69	Input Capture Unit 4
70	2E4H	ICU5	Yes	70	Input Capture Unit 5
71	2E0H	ICU6	Yes	71	Input Capture Unit 6
72	2DCH	ICU7	Yes	72	Input Capture Unit 7
73	2D8H	-	-	73	Reserved
74	2D4H	ICU9	Yes	74	Input Capture Unit 9
75	2D0H	ICU10	Yes	75	Input Capture Unit 10
76	2CCH	-	-	76	Reserved
77	2C8H	OCU0	Yes	77	Output Compare Unit 0
78	2C4H	OCU1	Yes	78	Output Compare Unit 1
79	2C0H	-	-	79	Reserved
80	2BCH	-	-	80	Reserved



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
81	2B8 <sub>H</sub>	OCU4	Yes	81	Output Compare Unit 4
82	2B4 <sub>H</sub>	OCU5	Yes	82	Output Compare Unit 5
83	2B0 <sub>H</sub>	OCU6	Yes	83	Output Compare Unit 6
84	2AC <sub>H</sub>	OCU7	Yes	84	Output Compare Unit 7
85	2A8 <sub>H</sub>	-	-	85	Reserved
86	2A4 <sub>H</sub>	-	-	86	Reserved
87	2A0 <sub>H</sub>	-	-	87	Reserved
88	29C <sub>H</sub>	-	-	88	Reserved
89	298н	FRT0	Yes	89	Free-Running Timer 0
90	294 <sub>H</sub>	FRT1	Yes	90	Free-Running Timer 1
91	290 <sub>H</sub>	FRT2	Yes	91	Free-Running Timer 2
92	28C <sub>H</sub>	FRT3	Yes	92	Free-Running Timer 3
93	288 <sub>H</sub>	RTC0	No	93	Real Time Clock
94	284 <sub>H</sub>	CAL0	No	94	Clock Calibration Unit
95	280 <sub>H</sub>	-	-	95	Reserved
96	27C <sub>H</sub>	IIC0	Yes	96	I <sup>2</sup> C interface 0
97	278 <sub>H</sub>	-	-	97	Reserved
98	274 <sub>H</sub>	ADC0	Yes	98	A/D Converter 0
99	270 <sub>H</sub>	-	-	99	Reserved
100	26C <sub>H</sub>	-	-	100	Reserved
101	268 <sub>H</sub>	-	-	101	Reserved
102	264 <sub>H</sub>	-	-	102	Reserved
103	260н	-	-	103	Reserved
104	25C <sub>H</sub>	-	-	104	Reserved
105	258 <sub>H</sub>	LINR2	Yes	105	LIN USART 2 RX
106	254 <sub>H</sub>	LINT2	Yes	106	LIN USART 2 TX
107	250 <sub>H</sub>	-	-	107	Reserved
108	24C <sub>H</sub>	-	-	108	Reserved
109	248 <sub>H</sub>	-	-	109	Reserved
110	244 <sub>H</sub>	-	-	110	Reserved
111	240 <sub>H</sub>	-	-	111	Reserved
112	23C <sub>H</sub>	-	-	112	Reserved
113	238 <sub>H</sub>	-	-	113	Reserved
114	234 <sub>H</sub>	-	-	114	Reserved
115	230 <sub>H</sub>	LINR7	Yes	115	LIN USART 7 RX
116	22C <sub>H</sub>	LINT7	Yes	116	LIN USART 7 TX
117	228 <sub>H</sub>	LINR8	Yes	117	LIN USART 8 RX
118	224 <sub>H</sub>	LINT8	Yes	118	LIN USART 8 TX
119	220 <sub>H</sub>	-	-	119	Reserved
120	21C <sub>H</sub>	-	-	120	Reserved
121	218 <sub>H</sub>	-	-	121	Reserved
122	214 <sub>H</sub>	-	-	122	Reserved



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
123	210 <sub>H</sub>	-	-	123	Reserved
124	20C <sub>H</sub>	-	-	124	Reserved
125	208 <sub>H</sub>	-	-	125	Reserved
126	204 <sub>H</sub>	-	-	126	Reserved
127	200н	-	-	127	Reserved
128	1FC <sub>H</sub>	-	-	128	Reserved
129	1F8 <sub>H</sub>	-	-	129	Reserved
130	1F4 <sub>H</sub>	-	-	130	Reserved
131	1F0 <sub>H</sub>	-	-	131	Reserved
132	1EC <sub>H</sub>	-	-	132	Reserved
133	1E8 <sub>H</sub>	FLASHA	Yes	133	Flash memory A interrupt
134	1E4 <sub>H</sub>	-	-	134	Reserved
135	1E0 <sub>H</sub>	-	-	135	Reserved
136	1DC <sub>H</sub>	-	-	136	Reserved
137	1D8 <sub>H</sub>	QPRC0	Yes	137	Quad Position/Revolution counter 0
138	1D4 <sub>H</sub>	QPRC1	Yes	138	Quad Position/Revolution counter 1
139	1D0 <sub>H</sub>	ADCRC0	No	139	A/D Converter 0 - Range Comparator
140	1CC <sub>H</sub>	-	-	140	Reserved
141	1C8 <sub>H</sub>	-	-	141	Reserved
142	1C4 <sub>H</sub>	-	-	142	Reserved
143	1C0 <sub>H</sub>	-	-	143	Reserved



## 12. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

### 12.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

#### ■ Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

#### ■ Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

#### ■Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

- 1. Preventing Over-Voltage and Over-Current Conditions
  - Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.
- 2. Protection of Output Pins
  - Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.
- 3. Handling of Unused Input Pins
  - Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

#### ■Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

## ■Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

#### ■Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.



#### ■Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

## 12.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

### ■Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

#### ■Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

## ■Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

## ■ Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
  - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

## ■Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h



#### ■ Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
  - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

### 12.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

- 1. Humidity
  - Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
- 2. Discharge of Static Electricity
  - When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
- 3. Corrosive Gases, Dust, or Oil
  - Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
- 4. Radiation, Including Cosmic Radiation
  - Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
- 5. Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.



## 13. Handling Devices

## Special care is required for the following when handling the device:

- · Latch-up prevention
- · Unused pins handling
- · External clock usage
- · Notes on PLL clock mode operation
- Power supply pins (V<sub>cc</sub>/V<sup>ss</sup>)
- · Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- · Notes on Power-on
- · Stabilization of power supply voltage
- · Serial communication
- Mode Pin (MD)

## 13.1 Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than V<sub>CC</sub> or lower than V<sub>SS</sub> is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between V<sub>cc</sub> pins and V<sub>ss</sub> pins.
- The AV<sub>CC</sub> power supply is applied before the V<sub>CC</sub> voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AV<sub>CC</sub>, AVRH) exceed the digital power-supply voltage.

#### 13.2 Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. To prevent latch-up, they must therefore be pulled up or pulled down through resistors which should be more than  $2k\Omega$ .

Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.




#### 13.3 External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration.

See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

#### 13.3.1 Single phase external clock for Main oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.




## 13.3.2 Single phase external clock for Sub oscillator

When using a single phase external clock for the Sub oscillator, "External clock mode" must be selected and X0A/P04\_0 pin must be driven. X1A/P04\_1 pin can be configured as GPIO.

#### 13.3.3 Opposite phase external clock

When using an opposite phase external clock, X1 (X1A) pins must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. Supply level on X0 and X1 pins must be 1.8V.



#### 13.4 Notes on PLL clock mode operation

If the microcontroller is operated with PLL clock mode and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

### 13.5 Power supply pins $(V_{cc}/V_{ss})$

It is required that all  $V_{CC}$ -level as well as all  $V_{SS}$ -level power supply pins are at the same potential. If there is more than one  $V_{CC}$  or  $V_{SS}$  level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

 $V_{cc}$  and  $V_{ss}$  pins must be connected to the device from the power supply with lowest possible impedance.

The smoothing capacitor at V<sub>cc</sub> pin must use the one of a capacity value that is larger than Cs.

Besides this, as a measure against power supply noise, it is required to connect a bypass capacitor of about  $0.1\mu F$  between  $V_{cc}$  and  $V_{ss}$  pins as close as possible to  $V_{cc}$  and  $V_{ss}$  pins.



## 13.6 Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

## 13.7 Turn on sequence of power supply to A/D converter and analog inputs

It is required to turn the A/D converter power supply (AV<sub>CC</sub>, AVRH) and analog inputs (ANn) on after turning the digital power supply (V<sub>CC</sub>) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, AVRH must not exceed  $AV_{CC}$ . Input voltage for ports shared with analog input ports also must not exceed  $AV_{CC}$  (turning the analog and digital power supplies simultaneously on or off is acceptable).

## 13.8 Pin handling when not using the A/D converter

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as  $AV_{CC} = V_{CC}$ ,  $AV_{SS} = AVRH = V_{SS}$ .

#### 13.9 Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50µs from 0.2V to 2.7V.

### 13.10Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the  $V_{CC}$  power supply voltage, a malfunction may occur. The  $V_{CC}$  power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that  $V_{CC}$  ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard  $V_{CC}$  power supply voltage and the transient fluctuation rate becomes  $0.1V/\mu s$  or less in instantaneous fluctuation for power supply switching.

## 13.11 Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

## 13.12Mode Pin (MD)

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.



## 14. Electrical Characteristics

## 14.1 Absolute Maximum Ratings

Parameter	Symbol	Condition Rating			Unit	Remarks
	Syllibol	Condition	Min	Max	Ullit	Kemarks
Power supply voltage*1	V <sub>CC</sub>	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	
Analog power supply voltage*1	AV <sub>CC</sub>	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	$V_{CC} = AV_{CC}^{*2}$
Analog reference voltage*1	AVRH	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	AV <sub>CC</sub> ≥ AVRH, AVRH ≥ AV <sub>SS</sub>
Input voltage*1	Vı	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	$V_1 \le V_{CC} + 0.3V^{*3}$
Output voltage*1	Vo	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	$V_{\rm O} \le V_{\rm CC} + 0.3 V^{*3}$
Maximum Clamp Current	I <sub>CLAMP</sub>	-	-4.0	+4.0	mA	Applicable to general purpose I/O pins *4
Total Maximum Clamp Current	Σ I <sub>CLAMP</sub>	-	-	17	mA	Applicable to general purpose I/O pins *4
"L" level maximum output current	I <sub>OL</sub>	-	-	15	mA	
"L" level average output current	I <sub>OLAV</sub>	-	-	4	mA	
"L" level maximum overall output current	ΣI <sub>OL</sub>	-	-	42	mA	
"L" level average overall output current	ΣI <sub>OLAV</sub>	-	-	21	mA	
"H" level maximum output current	Іон	-	-	-15	mA	
"H" level average output current	I <sub>OHAV</sub>	-	-	-4	mA	
"H" level maximum overall output current	ΣΙ <sub>ΟΗ</sub>	-	-	-42	mA	
"H" level average overall output current	ΣI <sub>OHAV</sub>	-	-	-21	mA	
Power consumption*5	P <sub>D</sub>	T <sub>A</sub> = +125°C	-	352 <sup>*6</sup>	mW	
Operating ambient temperature	T <sub>A</sub>	-	-40	+125 <sup>*7</sup>	°C	
Storage temperature	T <sub>STG</sub>	-	-55	+150	°C	

<sup>&</sup>lt;sup>\*1</sup>: This parameter is based on Vss = AVss = 0V.

- · Use within recommended operating conditions.
- · Use at DC voltage (current).
- The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V<sub>CC</sub> pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.


<sup>\*2:</sup> AVcc and Vcc must be set to the same voltage. It is required that AVcc does not exceed Vcc and that the voltage at the analog inputs does not exceed AVcc when the power is switched on.

<sup>&</sup>lt;sup>\*3</sup>: VI and Vo should not exceed Vcc + 0.3V. VI should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the ICLAMP rating supersedes the VI rating. Input/Output voltages of standard ports depend on Vcc.

<sup>\*4:</sup> Applicable to all general purpose I/O pins (Pnn\_m).



- The DEBUG I/F pin has only a protective diode against V<sub>SS</sub>. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.
- · Sample recommended circuits:



<sup>\*5:</sup> The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

 $P_D = P_{IO} + P_{INT}$ 

 $P_{IO}$  =  $\Sigma$  ( $V_{OL} \times I_{OL} + V_{OH} \times I_{OH}$ ) (I/O load power dissipation, sum is performed on all I/O ports)

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$  (internal power dissipation)

 $I_{CC}$  is the total core current consumption into  $V_{CC}$  as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

I<sub>A</sub> is the analog current consumption into AV<sub>CC</sub>.

## **WARNING**

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

<sup>&</sup>lt;sup>\*6</sup>: Worst case value for a package mounted on single layer PCB at specified T<sub>A</sub> without air flow.

<sup>\*7:</sup> Write/erase to a large sector in flash memory is warranted with TA ≤ + 105°C.



## 14.2 Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0V)$ 

Parameter	Symbol	Value			Unit	Remarks		
Farameter	Syllibol	Min	Min Typ Max		Ollic	Kemarks		
Power supply	V <sub>CC</sub> , AV <sub>CC</sub>	2.7	-	5.5	V			
voltage	VCC, AVCC	2.0	-	5.5	V	Maintains RAM data in stop mode		
Smoothing capacitor at C pin	Cs	0.5	1.0 to 3.9	4.7	μF	$\begin{array}{l} 1.0\mu F \text{ (Allowance within } \pm 50\%) \\ 3.9\mu F \text{ (Allowance within } \pm 20\%) \\ \text{Please use the ceramic capacitor or the capacitor of the frequency response of this level.} \\ \text{The smoothing capacitor at $V_{CC}$ must use the one of a capacity value that is larger than $C_{S}$.} \end{array}$		

## **WARNING**

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



## 14.3 DC Characteristics

## 14.3.1 Current Rating

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$ 

D	0	Pin	Conditions		Value		1111	D
Parameter	Parameter Symbol name		Conditions	Min	Тур	Max	Unit	Remarks
		PLL Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32MHz	-	25	-	mA	T <sub>A</sub> = +25°C	
	I <sub>CCPLL</sub>		Flash 0 wait	-	-	34	mA	T <sub>A</sub> = +105°C
			(CLKRC and CLKSC stopped)	-	-	35	mA	T <sub>A</sub> = +125°C
			Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz	-	3.5	-	mA	T <sub>A</sub> = +25°C
	ICCMAIN		Flash 0 wait	-	-	7.5	mA	T <sub>A</sub> = +105°C
			(CLKPLL, CLKSC and CLKRC stopped)	-	-	8.5	mA	T <sub>A</sub> = +125°C
	I <sub>CCRCH</sub> Vc		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz		1.7	-	mA	T <sub>A</sub> = +25°C
Power supply current in Run modes <sup>*1</sup>		Vcc	Flash 0 wait	-	-	5.5	mA	T <sub>A</sub> = +105°C
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	6.5	mA	T <sub>A</sub> = +125°C
			RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz	-	0.15	-	mA	T <sub>A</sub> = +25°C
	I <sub>CCRCL</sub>		Flash 0 wait	-	-	3.2	mA	T <sub>A</sub> = +105°C
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	4.2	mA	T <sub>A</sub> = +125°C
		Sub Run mode with CLKS1/2 CLKB = CLKP1/2 = 32kHz		-	0.1	-	mA	T <sub>A</sub> = +25°C
	I <sub>CCSUB</sub>		Flash 0 wait  (CLKMC, CLKPLL and CLKRC stopped)		-	3	mA	T <sub>A</sub> = +105°C
					-	4	mA	T <sub>A</sub> = +125°C



Parameter	Symbol	Pin	Conditions	Value			Unit	Remarks	
raiailletei	Зуппол	name	Conditions	Min	Тур	Max	Offic	Nemarks	
			PLL Sleep mode with		-	6.5	-	mA	T <sub>A</sub> = +25°C
	I <sub>CCSPLL</sub>		CLKS1/2 = CLKP1/2 = 32MHz (CLKRC and CLKSC	-	-	13	mA	T <sub>A</sub> = +105°C	
			stopped)	-	-	14	mA	T <sub>A</sub> = +125°C	
			Main Sleep mode with CLKS1/2 = CLKP1/2 =	-	0.9	-	mA	T <sub>A</sub> = +25°C	
	ICCSMAIN		4MHz, SMCR:LPMSS = 0	-	-	4	mA	T <sub>A</sub> = +105°C	
			(CLKPLL, CLKRC and CLKSC stopped)	-	-	5	mA	T <sub>A</sub> = +125°C	
Davisa	Iccsrch	Vcc	RC Sleep mode with CLKS1/2 = CLKP1/2 = CLKRC = 2MHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped)	-	0.5	-	mA	T <sub>A</sub> = +25°C	
Power supply current in Sleep modes <sup>*1</sup>				-	-	3.5	mA	T <sub>A</sub> = +105°C	
				-	-	4.5	mA	T <sub>A</sub> = +125°C	
			RC Sleep mode with	-	0.06	-	mA	T <sub>A</sub> = +25°C	
	I <sub>CCSRCL</sub>		CLKS1/2 = CLKP1/2 = CLKRC = 100kHz (CLKMC, CLKPLL and	-	-	2.7	mA	T <sub>A</sub> = +105°C	
			CLKSC stopped)	-	-	3.7	mA	T <sub>A</sub> = +125°C	
			Sub Sleep mode with	-	0.04	-	mA	T <sub>A</sub> = +25°C	
	I <sub>CCSSUB</sub>		CLKS1/2 = CLKP1/2 = 32kHz, (CLKMC, CLKPLL and		-	2.5	mA	T <sub>A</sub> = +105°C	
		CLKRC stopped)		-	-	3.5	mA	T <sub>A</sub> = +125°C	



Parameter	Cumbal	Pin	Conditions		Value		Unit	Remarks
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
			PLL Timer mode with CLKPLL =	-	1800	2245	μА	T <sub>A</sub> = +25°C
	I <sub>CCTPLL</sub>		32MHz (CLKRC and CLKSC	-	-	3165	μА	T <sub>A</sub> = +105°C
			stopped)	-	-	3975	μА	T <sub>A</sub> = +125°C
			Main Timer mode with CLKMC = 4MHz,	-	285	325	μА	T <sub>A</sub> = +25°C
	ICCTMAIN		SMCR:LPMSS = 0	-	-	1085	μА	T <sub>A</sub> = +105°C
		Vcc	(CLKPLL, CLKRC and CLKSC stopped)	-	-	1930	μА	T <sub>A</sub> = +125°C
Dower gupply	Ісстясн		RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 0 (CLKPLL, CLKMC and CLKSC stopped)	-	160	210	μА	T <sub>A</sub> = +25°C
Power supply current in Timer modes <sup>*2</sup>				-	-	1025	μА	T <sub>A</sub> = +105°C
rimer modes				-	-	1840	μА	T <sub>A</sub> = +125°C
			RC Timer mode with CLKRC = 100kHz (CLKPLL, CLKMC and CLKSC	-	35	75	μА	T <sub>A</sub> = +25°C
	I <sub>CCTRCL</sub>			-	-	855	μА	T <sub>A</sub> = +105°C
			stopped)	-	-	1640	μА	T <sub>A</sub> = +125°C
			Sub Timer mode with	-	25	65	μА	T <sub>A</sub> = +25°C
	I <sub>CCTSUB</sub>		CLKSC = 32kHz (CLKMC, CLKPLL and CLKRC stopped)	-	-	830	μА	T <sub>A</sub> = +105°C
				-	-	1620	μА	T <sub>A</sub> = +125°C



Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Faranietei	Зуппоп	name	Conditions	Min	Тур	Max	Ollit	Remarks
				-	20	55	μΑ	T <sub>A</sub> = +25°C
Power supply current in Stop mode*3	I <sub>CCH</sub>		-	-	-	825	μΑ	T <sub>A</sub> = +105°C
				-	-	1615	μΑ	T <sub>A</sub> = +125°C
Flash Power Down current	I <sub>CCFLASHPD</sub>		-	-	36	70	μА	
Power supply current for active Low	I <sub>CCLVD</sub>	Vcc	Low voltage detector enabled	-	5	-	μА	T <sub>A</sub> = +25°C
Voltage detector*4			-	-	12.5	μΑ	T <sub>A</sub> = +125°C	
Flash Write/	1			-	12.5	-	mA	T <sub>A</sub> = +25°C
Erase current*5	ICCFLASH		-	-	-	20	mA	T <sub>A</sub> = +125°C

<sup>&</sup>lt;sup>\*1</sup>: The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.

<sup>\*2:</sup> The power supply current in Timer mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, I<sub>CCFLASHPD</sub> must be added to the Power supply current.

<sup>\*3:</sup> The power supply current in Stop mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, I<sub>CCFLASHPD</sub> must be added to the Power supply current.

<sup>\*4:</sup> When low voltage detector is enabled, I<sub>CCLVD</sub> must be added to Power supply current.

<sup>\*5:</sup> When Flash Write / Erase program is executed, I<sub>CCFLASH</sub> must be added to Power supply current.



### 14.3.2 Pin Characteristics

D	0	D:	O a malitia ma		Value		1111	D
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
	V <sub>IH</sub>	Port inputs	-	V <sub>CC</sub> × 0.7	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input
	VIH	Pnn_m	-	V <sub>CC</sub> × 0.8	-	V <sub>CC</sub> + 0.3	V	AUTOMOTIVE Hysteresis input
	V <sub>IHX0S</sub>	X0	External clock in "Fast Clock Input mode"	VD × 0.8	-	VD	V	VD=1.8V±0.15V
"H" level input voltage	V <sub>IHX0AS</sub>	XOA	External clock in "Oscillation mode"	V <sub>CC</sub> × 0.8	-	V <sub>CC</sub> + 0.3	V	
	V <sub>IHR</sub>	RSTX	-	V <sub>CC</sub> × 0.8	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input
	V <sub>IHM</sub>	MD	-	V <sub>CC</sub> - 0.3	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input
	V <sub>IHD</sub>	DEBUG I/F	-	2.0	-	V <sub>CC</sub> + 0.3	V	TTL Input
	V <sub>IL</sub>	Port	-	V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> × 0.3	V	CMOS Hysteresis input
	VIL	inputs Pnn_m	-	V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> × 0.5	V	AUTOMOTIVE Hysteresis input
	V <sub>ILX0S</sub>	X0	External clock in "Fast Clock Input mode"	V <sub>SS</sub>	-	VD × 0.2	V	VD=1.8V±0.15V
"L" level input voltage	V <sub>ILX0AS</sub>	X0A	External clock in "Oscillation mode"	V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> × 0.2	V	
	V <sub>ILR</sub>	RSTX	-	V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> × 0.2	V	CMOS Hysteresis input
	V <sub>ILM</sub>	MD	-	V <sub>SS</sub> - 0.3	-	V <sub>SS</sub> + 0.3	V	CMOS Hysteresis input
	V <sub>ILD</sub>	DEBUG I/F	-	V <sub>SS</sub> - 0.3	-	0.8	V	TTL Input



Doromotor	Cumbal	Din nama	Conditions		Value		Unit	Remarks
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
"H" level	V <sub>OH4</sub>	4mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OH} = -4mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	V <sub>CC</sub> - 0.5	-	V <sub>CC</sub>	V	
output voltage	V <sub>OH3</sub>	3mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OH} = -3mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	V <sub>CC</sub> - 0.5	-	V <sub>CC</sub>	V	
"L" level	V <sub>OL4</sub>	4mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OL} = +4mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OL} = +1.7mA$		-	0.4	V	
output voltage	V <sub>OL3</sub>	3mA type	$2.7V \le V_{CC} < 5.5V$ $I_{OL} = +3mA$	-	-	0.4	V	
	V <sub>OLD</sub>	DEBUG I/F	$V_{CC} = 2.7V$ $I_{OL} = +25mA$	0	-	0.25	V	
Input leak current	I <sub>IL</sub>	Pnn_m	$V_{SS} < V_I < V_{CC}$ $AV_{SS} < V_I <$ $AV_{CC}$ , $AVRH$	- 1	-	+ 1	μА	
Pull-up resistance value	R <sub>PU</sub>	Pnn_m	V <sub>CC</sub> = 5.0V ±10%	25	50	100	kΩ	
Input capacitance	C <sub>IN</sub>	Other than C, Vcc, Vss, AVcc, AVss, AVRH	-	-	5	15	pF	





# 14.4 AC Characteristics

# 14.4.1 Main Clock Input Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, VD=1.8V\pm0.15V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$ 

				Value			
Parameter	Symbol	Pin name	Min	Тур	Max	Unit	Remarks
			4	-	8	MHz	When using a crystal oscillator, PLL off
Input frequency f <sub>C</sub>	f <sub>C</sub>	X0, X1	-	-	8	MHz	When using an opposite phase external clock, PLL off
		AI	4	-	8	MHz	When using a crystal oscillator or opposite phase external clock, PLL on
Input frequency f <sub>F</sub>		XO	-	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off
	f <sub>FCI</sub>		4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on
Input clock cycle	t <sub>CYLH</sub>	-	125	-	-	ns	
Input clock pulse width	P <sub>WH</sub> , P <sub>WL</sub>	-	55	-	-	ns	









# 14.4.2 Sub Clock Input Characteristics

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
Farailleter	Symbol	name	Conditions	Min	Тур	Max	Oilit		
		X0A,	-	-	32.768	-	kHz	When using an oscillation circuit	
Input frequency	Input frequency f <sub>CL</sub>	X1A X1A	-	-	-	100	kHz	When using an opposite phase external clock	
		X0A	-	-	-	50	kHz	When using a single phase external clock	
Input clock cycle	t <sub>CYLL</sub>	-	-	10	-	-	μS		
Input clock pulse width	-	-	P <sub>WH</sub> /t <sub>CYLL</sub> , P <sub>WL</sub> /t <sub>CYLL</sub>	30	-	70	%		







### 14.4.3 Built-in RC Oscillation Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C})$ 

Parameter	Symbol		Value		Unit	Remarks
Parameter	Syllibol	Min	Тур	Max	Onit	Remarks
Clock frequency	f <sub>RC</sub>	50	100	200	kHz	When using slow frequency of RC oscillator
Clock frequency		1	2	4	MHz	When using fast frequency of RC oscillator
RC clock stabilization time	trcstab	80	160	320	μ\$	When using slow frequency of RC oscillator (16 RC clock cycles)
		64	128	256	μS	When using fast frequency of RC oscillator (256 RC clock cycles)

# 14.4.4 Internal Clock Timing


Parameter	Cumbal	Va	Unit	
Parameter	Symbol	Min	Max	Unit
Internal System clock frequency (CLKS1 and CLKS2)	f <sub>CLKS1</sub> , f <sub>CLKS2</sub>	-	54	MHz
Internal CPU clock frequency (CLKB), Internal peripheral clock frequency (CLKP1)	fclкв, fclкp1	-	32	MHz
Internal peripheral clock frequency (CLKP2)	f <sub>CLKP2</sub>	-	32	MHz



# 14.4.5 Operating Conditions of PLL

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C})$ 


Parameter	Symbol		Value		Unit	Remarks	
raidiffetei	Symbol	Min	Тур	Max	Onit	Nemarks	
PLL oscillation stabilization wait time	t <sub>LOCK</sub>	1	-	4	ms	For CLKMC = 4MHz	
PLL input clock frequency	f <sub>PLLI</sub>	4	-	8	MHz		
PLL oscillation clock frequency	f <sub>CLKVCO</sub>	56	-	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)	
PLL phase jitter	t <sub>PSKEW</sub>	-5	-	+5	ns	For CLKMC (PLL input clock) ≥ 4MHz	



# 14.4.6 Reset Input

(V<sub>CC</sub> = AV<sub>CC</sub> = 2.7V to 5.5V, 
$$V_{SS}$$
 = AV<sub>SS</sub> = 0V,  $T_A$  = - 40°C to + 125°C)


Parameter	Symbol	Pin name	Va	Unit	
T drameter	Cymbol	T III Hame	Min	Max	O i iii
Reset input time		DOTY	10	-	μS
Rejection of reset input time	trstl	RSTX	1	-	μs





# 14.4.7 Power-on Reset Timing

Parameter	Symbol	Pin name		Value	Unit			
Parameter Symb	Symbol	Fill Hallie	Min	Тур	Max	) Office		
Power on rise time	t <sub>R</sub>	Vcc	0.05	-	30	ms		
Power off time	t <sub>OFF</sub>	Vcc	1	-	-	ms		





### 14.4.8 USART Timing

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}, C_L = 50pF)$ 


Parameter	Symbo	Pin	Conditions	$4.5V \leq V_0$		$2.7V \leq V_0$	cc < 4.5V	Unit
r arameter	ı	name	Conditions	Min	Max	Min	Max	Offic
Serial clock cycle time	t <sub>SCYC</sub>	SCKn		4t <sub>CLKP1</sub>	-	4t <sub>CLKP1</sub>	-	ns
$SCK \downarrow \to SOT$ delay time	t <sub>SLOVI</sub>	SCKn , SOTn		- 20	+ 20	- 30	+ 30	ns
SOT → SCK ↑ delay time	t <sub>OVSHI</sub>	SCKn , SOTn	Internal shift clock mode	N×t <sub>CLKP1</sub> - 20	-	N×t <sub>CLKP1</sub> - 30	-	ns
$SIN \rightarrow SCK \uparrow setup time$	t <sub>IVSHI</sub>	SCKn , SINn	GIOGIC MIGGE	t <sub>CLKP1</sub> + 45	-	t <sub>CLKP1</sub> + 55	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t <sub>SHIXI</sub>	SCKn , SINn		0	-	0	-	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCKn		t <sub>CLKP1</sub> + 10	-	t <sub>CLKP1</sub> + 10	-	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCKn		t <sub>CLKP1</sub> + 10	-	t <sub>CLKP1</sub> + 10	-	ns
$SCK \downarrow \to SOT$ delay time	t <sub>SLOVE</sub>	SCKn , SOTn	External	-	2t <sub>CLKP1</sub> + 45	-	2t <sub>CLKP1</sub> + 55	ns
$SIN \rightarrow SCK \uparrow setup time$	t <sub>IVSHE</sub>	SCKn , SINn	shift clock mode	t <sub>CLKP1</sub> /2 + 10	-	t <sub>CLKP1</sub> /2 + 10	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t <sub>SHIXE</sub>	SCKn , SINn		t <sub>CLKP1</sub> + 10	-	t <sub>CLKP1</sub> + 10	-	ns
SCK fall time	t <sub>F</sub>	SCKn		-	20	-	20	ns
SCK rise time	t <sub>R</sub>	SCKn		-	20	-	20	ns


# Notes:

- AC characteristic in CLK synchronized mode.
- C<sub>L</sub> is the load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "MB96600 series HARDWARE MANUAL".
- t<sub>CLKP1</sub> indicates the peripheral clock 1 (CLKP1), Unit: ns
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKn and SOTn\_R is not guaranteed.
- \*: Parameter N depends on t<sub>SCYC</sub> and can be calculated as follows:
  - If  $t_{SCYC} = 2 \times k \times t_{CLKP1}$ , then N = k, where k is an integer > 2
- If  $t_{SCYC} = (2 \times k + 1) \times t_{CLKP1}$ , then N = k + 1, where k is an integer > 1 Examples:

t <sub>SCYC</sub>	N
4 × t <sub>CLKP1</sub>	2
$5 \times t_{CLKP1}, 6 \times t_{CLKP1}$	3
$7 \times t_{CLKP1}, 8 \times t_{CLKP1}$	4










# 14.4.9 External Input Timing

(V<sub>CC</sub> = AV<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V,  $T_A$  = -40°C to + 125°C)

Parameter	Symbol	Pin name	Value		Unit	Remarks	
Parameter	Syllibol	Min Max		Max	Ullit	Remarks	
		Pnn_m				General Purpose I/O	
		ADTG_R				A/D Converter trigger input	
		TINn				Reload Timer PPG trigger input	
	t <sub>INH</sub> ,	TTGn	2t <sub>CLKP1</sub> +200 (t <sub>CLKP1</sub> = 1/f <sub>CLKP1</sub> )*				
		FRCKn		-	ns	Free-Running Timer input clock	
Input pulse width		INn			I -	Input Capture	
	t <sub>INL</sub>	AINn, BINn, ZINn				Quadrature Position/Revolution Counter	
		INTn, INTn_R, INTn_R1	200	-	ns	External Interrupt	
		NMI_R				Non-Maskable Interrupt	

<sup>\*:</sup> t<sub>CLKP1</sub> indicates the peripheral clock1 (CLKP1) cycle time except stop when in stop mode.






# 14.4.10 PC Timing

Parameter	Symbol	Conditions	Typica	Typical mode		High-speed mode*4	
Parameter			Min	Max	Min	Max	Unit
SCL clock frequency	f <sub>SCL</sub>		0	100	0	400	kHz
(Repeated) START condition hold							
time	t <sub>HDSTA</sub>		4.0	-	0.6	-	μS
$SDA \downarrow \rightarrow SCL \downarrow$							
SCL clock "L" width	t <sub>LOW</sub>		4.7	-	1.3	-	μS
SCL clock "H" width	t <sub>HIGH</sub>		4.0	-	0.6	-	μS
(Repeated) START condition setup							
time	t <sub>SUSTA</sub>		4.7	-	0.6	-	μS
SCL ↑ → SDA ↓		$C_L = 50pF,$ $R = (Vp/I_{OL})^{*1}$					
Data hold time	t <sub>HDDAT</sub>	$R = (Vp/I_{OL})^{*}$	0	3.45* <sup>2</sup>	0	0.9*3	μS
$SCL \downarrow \rightarrow SDA \downarrow \uparrow$	THODAT	JDAI	U	J. <del>1</del> J	O	0.9	μδ
Data setup time	t		250	1_	100	_	ns
$SDA \downarrow \uparrow \rightarrow SCL \uparrow$	t <sub>SUDAT</sub>		230	_	100	_	113
STOP condition setup time	4		4.0	_	0.6	_	
$\operatorname{SCL} \uparrow \to \operatorname{SDA} \uparrow$	tsusto		4.0	-	0.6	-	μS
Bus free time between							
"STOP condition" and	t <sub>BUS</sub>		4.7	-	1.3	-	μS
"START condition"							
Dulco width of onikes which will be				(4.4.5)		(4.4.5)	
Pulse width of spikes which will be suppressed by input noise filter	t <sub>SP</sub>	-	0	(1-1.5) ×	0	(1-1.5) ×	ns
Suppressed by input hoise litter				t <sub>CLKP1</sub> *°		t <sub>CLKP1</sub> *°	

 $<sup>^{\</sup>star 1}$ : R and C<sub>L</sub> represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I<sub>OL</sub> indicates V<sub>OL</sub> guaranteed current.

<sup>\*5:</sup> t<sub>CLKP1</sub> indicates the peripheral clock1 (CLKP1) cycle time.



 $<sup>^{\</sup>star 2}$ : The maximum  $t_{HDDAT}$  only has to be met if the device does not extend the "L" width  $(t_{LOW})$  of the SCL signal.

<sup>\*3:</sup> A high-speed mode I<sup>2</sup>C bus device can be used on a standard mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of "t<sub>SUDAT</sub> ≥ 250ns".

<sup>\*4:</sup> For use at over 100kHz, set the peripheral clock1 (CLKP1) to at least 6MHz.



# 14.5 A/D Converter

# 14.5.1 Electrical Characteristics for the A/D Converter

Parameter Complete Biographic Value							
Parameter	Symbol	Pin name	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	10	bit	
Total error	-	-	- 3.0	-	+ 3.0	LSB	
Nonlinearity error	-	-	- 2.5	-	+ 2.5	LSB	
Differential Nonlinearity error	-	-	- 1.9	-	+ 1.9	LSB	
Zero transition voltage	V <sub>OT</sub>	ANn	Тур - 20	AV <sub>SS</sub> + 0.5LSB	Typ + 20	mV	
Full scale transition voltage	V <sub>FST</sub>	ANn	Typ - 20	AVRH - 1.5LSB	Typ + 20	mV	
Compare time*	_		1.0	-	5.0	μS	$4.5V \le AV_{CC} \le 5.5V$
Compare time	_	-	2.2	-	8.0	μS	$2.7V \le AV_{CC} < 4.5V$
Committee a time a*	_		0.5	-	-	μS	$4.5V \le AV_{CC} \le 5.5V$
Sampling time*	-	-	1.2	-	-	μS	$2.7V \le AV_{CC} < 4.5V$
Danier annuali:	I <sub>A</sub>		-	2.0	3.1	mA	A/D Converter active
Power supply current	I <sub>AH</sub>	AV <sub>CC</sub>	-	-	3.3	μА	A/D Converter not operated
Reference power supply current	I <sub>R</sub>	AVRH	-	520	810	μА	A/D Converter active
(between AVRH and AV <sub>SS</sub> )	I <sub>RH</sub>		-	-	1.0	μА	A/D Converter not operated
Analog input	C <sub>VIN</sub>	AN8, 9, 12, 13	-	-	15.5	pF	Normal outputs
capacity	OVIN	AN16 to 23	-	-	17.4	pF	High current outputs
Analog impedance	D	ANn	-	-	1450	Ω	$4.5V \le AV_{CC} \le 5.5V$
Analog impedance	R <sub>VIN</sub>	AINII	-	-	2700	Ω	$2.7V \le AV_{CC} < 4.5V$
Analog port input current (during	1	AN8, 9, 12, 13	- 1.0	-	+ 1.0	μА	AV <sub>SS</sub> < V <sub>AIN</sub> <
conversion)	I <sub>AIN</sub>	AN16 to 23	- 3.0	-	+ 3.0	μА	AV <sub>CC</sub> , AVRH
Analog input voltage	V <sub>AIN</sub>	ANn	AV <sub>SS</sub>	-	AVRH	V	
Reference voltage range	-	AVRH	AV <sub>CC</sub> - 0.1	-	AV <sub>CC</sub>	V	
Variation between channels	-	ANn	-	-	4.0	LSB	


<sup>\*:</sup> Time for each channel.



#### 14.5.2 Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time (Tsamp) depends on the external driving impedance R<sub>ext</sub>, the board capacitance of the A/D converter input pin C<sub>ext</sub> and the AV<sub>CC</sub> voltage level. The following replacement model can be used for the calculation:



Rext: External driving impedance

Cext: Capacitance of PCB at A/D converter input

C<sub>VIN</sub>: Analog input capacity (I/O, analog switch and ADC are contained)

R<sub>VIN</sub>: Analog input impedance (I/O, analog switch and ADC are contained)

The following approximation formula for the replacement model above can be used: Tsamp =  $7.62 \times (\text{Rext} \times \text{Cext} + (\text{Rext} + \text{R}_{\text{VIN}}) \times \text{C}_{\text{VIN}})$ 

- Do not select a sampling time below the absolute minimum permitted value. (0.5 $\mu$ s for 4.5V  $\leq$  AV<sub>CC</sub>  $\leq$  5.5V, 1.2 $\mu$ s for 2.7V  $\leq$  AV<sub>CC</sub> < 4.5V)
- If the sampling time cannot be sufficient, connect a capacitor of about 0.1µF to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current IIL (static current before the sampling switch) or the analog input leakage current IAIN (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current IIL cannot be compensated by an external capacitor.
- The accuracy gets worse as |AVRH AV<sub>SS</sub>| becomes smaller.



#### 14.5.3 Definition of A/D Converter Terms

• Resolution : Analog variation that is recognized by an A/D converter.

• Nonlinearity error : Deviation of the actual conversion characteristics from a straight line that connects the zero

transition point (0b0000000000  $\longleftrightarrow$  0b0000000001) to the full-scale transition point

 $(0b11111111110 \longleftrightarrow 0b1111111111).$ 

• Differential nonlinearity error : Deviation from the ideal value of the input voltage that is required to change the


output code by 1LSB.

• Total error : Difference between the actual value and the theoretical value. The total error includes zero

transition error, full-scale transition error and nonlinearity error.

• Zero transition voltage : Input voltage which results in the minimum conversion value.

• Full scale transition voltage: Input voltage which results in the maximum conversion value.



Nonlinearity error of digital output N = 
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{OT}\}}{1LSB}$$
 [LSB]


Differential nonlinearity error of digital output N = 
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{OT}}{1022}$$

N : A/D converter digital output value.

 $V_{OT}$  : Voltage at which the digital output changes from 0x000 to 0x001.  $V_{FST}$  : Voltage at which the digital output changes from 0x3FE to 0x3FF.  $V_{NT}$  : Voltage at which the digital output changes from 0x(N - 1) to 0xN.





1LSB (Ideal value) = 
$$\frac{AVRH - AV_{SS}}{1024}$$
 [V]

Total error of digital output N = 
$$\frac{V_{NT} - \{1LSB \times (N-1) + 0.5LSB\}}{1LSB}$$

N : A/D converter digital output value.

 $V_{NT}$ : Voltage at which the digital output changes from 0x(N + 1) to 0xN.

V<sub>OT</sub> (Ideal value) = AV<sub>SS</sub> + 0.5LSB[V] V<sub>FST</sub> (Ideal value) = AVRH - 1.5LSB[V]




# 14.6 Low Voltage Detection Function Characteristics


Parameter	Cymhal	Conditions		Value		Unit
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
	$V_{DL0}$	CILCR:LVL = 0000 <sub>B</sub>	2.70	2.90	3.10	V
	$V_{DL1}$	CILCR:LVL = 0001 <sub>B</sub>	2.79	3.00	3.21	V
	$V_{DL2}$	CILCR:LVL = 0010 <sub>B</sub>	2.98	3.20	3.42	V
Detected voltage*1	$V_{DL3}$	CILCR:LVL = 0011 <sub>B</sub>	3.26	3.50	3.74	V
	$V_{DL4}$	CILCR:LVL = 0100 <sub>B</sub>	3.45	3.70	3.95	V
	$V_{DL5}$	CILCR:LVL = 0111 <sub>B</sub>	3.73	4.00	4.27	V
	V <sub>DL6</sub>	CILCR:LVL = 1001 <sub>B</sub>	3.91	4.20	4.49	V
Power supply voltage change rate <sup>2</sup>	dV/dt	-	- 0.004	-	+ 0.004	V/μs
Lhustana sia usi dela		CILCR:LVHYS=0	-	-	50	mV
Hysteresis width	V <sub>HYS</sub>	CILCR:LVHYS=1	80	100	120	mV
Stabilization time	T <sub>LVDSTAB</sub>	-	-	-	75	μЅ
Detection delay time	t <sub>d</sub>	-	-	-	30	μS


<sup>&</sup>lt;sup>\*1</sup>: If the power supply voltage fluctuates within the time less than the detection delay time (t<sub>d</sub>), there is a possibility that the low voltage detection will occur or stop after the power supply voltage passes the detection range.

<sup>&</sup>lt;sup>\*2</sup>: In order to perform the low voltage detection at the detection voltage (V<sub>DLX</sub>), be sure to suppress fluctuation of the power supply voltage within the limits of the change ration of power supply voltage.











### 14.7 Flash Memory Write/Erase Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$ 

Paran	neter	Conditions		Value		Unit	Remarks
Farailleter		Oonanions	Min	Тур	Max	Oilit	Kemarks
	Large Sector	T <sub>A</sub> ≤ + 105°C	-	1.6	7.5	s	
Sector erase time	Small Sector	-	-	0.4	2.1	s	Includes write time prior to internal erase.
	Security Sector	-	-	0.31	1.65	s	
Word (16-bit) write	Large Sector	T <sub>A</sub> ≤ + 105°C	-	25	400	μS	Not including system-level overhead
time	Small Sector	-	-	25	400	μS	time.
Chip erase time		T <sub>A</sub> ≤ + 105°C	-	5.11	25.05	s	Includes write time prior to internal erase.

#### Note:

While the Flash memory is written or erased, shutdown of the external power ( $V_{CC}$ ) is prohibited. In the application system where the external power ( $V_{CC}$ ) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.

To put it concrete, change the external power in the range of change ration of power supply voltage (-0.004V/ $\mu$ s to +0.004V/ $\mu$ s) after the external power falls below the detection voltage ( $V_{DLX}$ )<sup>-1</sup>.

Write/Erase cycles and data hold time

Write/Erase cycles (cycle)	Data hold time (year)
1,000	20 *2
10,000	10 *2
100,000	5 *2

<sup>\*1:</sup> See "Low Voltage Detection Function Characteristics".


<sup>\*2:</sup> This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).




# 15. Example Characteristics

This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.


#### ■MB96F625








### ■MB96F625







# ■Used setting

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)
Timer mode	PLL	CLKMC = 4MHz, CLKPLL = 32MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	Main osc.	CLKMC = 4MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	RC clock fast	CLKMC = 2MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	RC clock slow	CLKMC = 100kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode
	Sub osc.	CLKMC = 32 kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode
Stop mode	stopped	(All clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode



# 16. Ordering Information

# MCU with CAN controller

Part number	Flash memory	Package*	
MB96F622RBPMC-GSE1		CA min min min stip LOED	
MB96F622RBPMC-GSE2		64-pin plastic LQFP (FPT-64P-M23)	
MB96F622RBPMC-GTE1	Flash A	(11 1-041 -WZO)	
MB96F622RBPMC1-GSE1	(64.5KB)	04 : 1 :: 1055	
MB96F622RBPMC1-GSE2		64-pin plastic LQFP (FPT-64P-M24)	
MB96F622RBPMC1-GTE1		(11 1-041 -WZ4)	
MB96F623RBPMC-GSE1		04 : 1 :: 1 055	
MB96F623RBPMC-GSE2		64-pin plastic LQFP (FPT-64P-M23)	
MB96F623RBPMC-GTE1	Flash A	(11 1-041 -WZO)	
MB96F623RBPMC1-GSE1	(96.5KB)	04 : 1 :: 1055	
MB96F623RBPMC1-GSE2		64-pin plastic LQFP (FPT-64P-M24)	
MB96F623RBPMC1-GTE1		(11 1 OHI WIZH)	
MB96F625RBPMC-GSE1		04 1 1 1 1050	
MB96F625RBPMC-GSE2		64-pin plastic LQFP (FPT-64P-M23)	
MB96F625RBPMC-GTE1	Flash A	(11 1-041 -WZO)	
MB96F625RBPMC1-GSE1	(160.5KB)	CA min relaction LOED	
MB96F625RBPMC1-GSE2		64-pin plastic LQFP (FPT-64P-M24)	
MB96F625RBPMC1-GTE1		(FF 1-04F-1V124)	

<sup>\*:</sup> For details about package, see "PACKAGE DIMENSION".


# MCU without CAN controller


Part number	Flash memory	Package*
MB96F622ABPMC-GSE1		OA min min aloutin LOED
MB96F622ABPMC-GSE2		64-pin plastic LQFP (FPT-64P-M23)
MB96F622ABPMC-GTE1	Flash A	(11101111120)
MB96F622ABPMC1-GSE1	(64.5KB)	04 : 1 : 1050
MB96F622ABPMC1-GSE2		64-pin plastic LQFP (FPT-64P-M24)
MB96F622ABPMC1-GTE1		(11104110124)
MB96F623ABPMC-GSE1		CA min releasing LOED
MB96F623ABPMC-GSE2		64-pin plastic LQFP (FPT-64P-M23)
MB96F623ABPMC-GTE1	Flash A	(11104110120)
MB96F623ABPMC1-GSE1	(96.5KB)	CA min releasing LOED
MB96F623ABPMC1-GSE2		64-pin plastic LQFP (FPT-64P-M24)
MB96F623ABPMC1-GTE1		(111-041-10124)
MB96F625ABPMC-GSE1		04 : 1 : 1050
MB96F625ABPMC-GSE2		64-pin plastic LQFP (FPT-64P-M23)
MB96F625ABPMC-GTE1	Flash A	(111-041-10123)
MB96F625ABPMC1-GSE1	(160.5KB)	04 : 1 : 1050
MB96F625ABPMC1-GSE2		64-pin plastic LQFP (FPT-64P-M24)
MB96F625ABPMC1-GTE1		(11101111127)

<sup>\*:</sup> For details about package, see "PACKAGE DIMENSION".





# 17. Package Dimension













# 18. Major Changes

Spansion Publication Number: MB96620\_DS704-00008

Page	Section	Change Results
Revision 2	2.0	
4	Features	Changed the description of "External Interrupts" Interrupt mask and pending bit per channel
		Interrupt mask bit per channel
25 to 28	Handling Precautions	Added a section
	Electrical Characteristics 3. Dc Characteristics (1) Current Rating	Changed the Conditions for I <sub>CCSRCH</sub> CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz, →
36		CLKS1/2 = CLKP1/2 = CLKRC = 2MHz,  Changed the Conditions for I <sub>CCSRCL</sub> CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz
		$\rightarrow$ CLKS1/2 = CLKP1/2 = CLKRC = 100kHz
		Changed the Conditions for I <sub>CCTPLL</sub> PLL Timer mode with CLKP1 = 32MHz →
		PLL Timer mode with CLKPLL = 32MHz
		Changed the Value of "Power supply current in Timer modes" $I_{CCTPLL}$ Typ: 2480 $\mu$ A $\rightarrow$ 1800 $\mu$ A ( $T_A$ = +25°C)
37		Max: 2710μA $\rightarrow$ 2245μA (T <sub>A</sub> = +25°C) Max: 3985μA $\rightarrow$ 3165μA (T <sub>A</sub> = +105°C) Max: 4830μA $\rightarrow$ 3975μA (T <sub>A</sub> = +125°C)
		Changed the Conditions for I <sub>CCTRCL</sub> RC Timer mode with CLKRC = 100kHz, SMCR:LPMSS = 0 (CLKPLL, CLKMC and CLKSC stopped)
		RC Timer mode with CLKRC = 100kHz (CLKPLL, CLKMC and CLKSC stopped)
38		Changed the annotation *2 Power supply for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.
		→ The current for "On Chip Debugger" part is not included.
49	4. Ac Characteristics (10) I <sup>2</sup> c Timing	Added parameter, "Noise filter" and an annotation *5 for it  Added t <sub>SP</sub> to the figure
	5. A/D Converter	Deleted the unit "[Min]" from approximation formula of
51	(2) Accuracy And Setting Of The A/D Converter Sampling Time	Sampling time
56	7. Flash Memory Write/Erase Characteristics	Changed the condition ( $V_{CC} = AV_{CC} = 2.7V$ to 5.5V, $VD=1.8V\pm0.15V$ , $V_{SS} = AV_{SS} = 0V$ , $T_A = -40$ °C to + 125°C)
		$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C})$



Page	Section	Change Results
56	Electrical Characteristics 7. Flash Memory Write/Erase Characteristics	Changed the Note While the Flash memory is written or erased, shutdown of the external power (V <sub>CC</sub> ) is prohibited. In the application system where the external power (V <sub>CC</sub> ) might be shut down while writing, be sure to turn the power off by using an external voltage detector.
		While the Flash memory is written or erased, shutdown of the external power ( $V_{CC}$ ) is prohibited. In the application system where the external power ( $V_{CC}$ ) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.
60	Ordering Information	Deleted the Part number MCU with CAN controller MB96F622RBPMC-GTE2 MB96F622RBPMC1-GTE2 MB96F623RBPMC-GTE2 MB96F623RBPMC1-GTE2 MB96F625RBPMC1-GTE2 MB96F625RBPMC1-GTE2 MCU without CAN controller MB96F622ABPMC1-GTE2 MB96F622ABPMC1-GTE2 MB96F623ABPMC1-GTE2 MB96F623ABPMC1-GTE2 MB96F625ABPMC1-GTE2 MB96F625ABPMC1-GTE2 MB96F625ABPMC1-GTE2 MB96F625ABPMC1-GTE2
Revision 2	2.1	
-	-	Company name and layout design change

NOTE: Please see "Document History" about later revised information.



# **Document History**

Document Title: MB96620 Series F<sup>2</sup>MC-16FX 16-Bit Microcontroller

Document Number: 002-04712

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	KSUN	01/31/2014	Migrated to Cypress and assigned document number 002-04712.  No change to document contents or format.
*A	5137624	KSUN	02/17/2016	Updated to Cypress format.



# Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers

Interface

Lighting & Power Control

Memory PSoC

Touch Sensing

USB Controllers Wireless/RF

Spansion Products

cypress.com/go/automotive

cypress.com/go/clocks cypress.com/go/interface

cypress.com/go/powerpsoc

cypress.com/go/memory

cypress.com/go/psoc

cypress.com/go/touch cypress.com/go/USB

cypress.com/go/wireless

cypress.com/spansionproducts

### **PSoC® Solutions**

psoc.cypress.com/solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

**Technical Support** 

cypress.com/go/support

Cypress, the Cypress logo, Spansion®, the Spansion logo, MirrorBit®, MirrorBit® Eclipse™, ORNAND™, Easy DesignSim™, Traveo™ and combinations thereof, are trademarks and registered trademarks of Cypress Semiconductor Corp. ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

© Cypress Semiconductor Corporation, 2014-2016. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.